Alternatives and similar repositories for RANE

Users that are interested in RANE are comparing it to the libraries listed below

• Baltoli / accsynt
  Program synthesis tools and utilities for LLVM.
  ☆20Updated last year
• Gy-Hu / E-syn2
  E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC25)
  ☆14Updated this week
• 0xADE1A1DE / Rosita
  ☆17Updated 2 years ago
• htminuslab / Modelsim-Unicorn
  Modelsim QEMU Unicorn integration via the FLI
  ☆14Updated 2 years ago
• gatelabdavis / SMTAttack
  SMT Attack
  ☆21Updated 4 years ago
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆17Updated 2 years ago
• captdam / Maze-Router-Lee-Algorithm
  Single Layer Maze Router
  ☆8Updated 3 years ago
• shack / synth
  Synthesis of loop-free programs
  ☆17Updated last week
• skmuduli92 / HyperFuzzer
  ☆16Updated 3 years ago
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆17Updated 11 months ago
• shioya-lab-public / surgefuzz
  SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
  ☆19Updated 6 months ago
• AsmOptC-RiscV / Assembly-Optimized-C-RiscV
  ☆15Updated 4 years ago
• CENSUS / masked-aes-c
  Proof-of-concept C implementation of AES with masking technique to prevent side-channel analysis attacks
  ☆37Updated 4 years ago
• AmeerAbdelhadi / Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router
  This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.
  ☆13Updated 9 years ago
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆34Updated 3 weeks ago
• agra-uni-bremen / symex-vp
  A concolic testing engine for RISC-V embedded software with support for SystemC peripherals
  ☆24Updated last year
• agra-uni-bremen / BinSym
  Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model
  ☆47Updated last month
• scy-phy / FetchBench
  ☆17Updated last year
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆19Updated 2 years ago
• HWSec-UNC / Sylvia
  ☆14Updated 2 weeks ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆22Updated 9 months ago
• comsec-group / mucfi
  Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…
  ☆13Updated this week
• VANDAL / prism
  Modular, flexible, cross-platform workload profiling and characterization
  ☆13Updated 4 years ago
• Chair-for-Security-Engineering / AES_masked_BRAM
  Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
  ☆16Updated 4 years ago
• comsec-group / HiFi-DRAM
  This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…
  ☆20Updated last year
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆17Updated 2 weeks ago
• FPGA-Research / FPGAVirusScanner
  Program to scan for malicious FPGA designs.
  ☆14Updated 4 years ago
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆29Updated 3 weeks ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆33Updated 3 years ago