sanketkkeni / PODEM-Algorithm-implementation
An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults
☆11Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for PODEM-Algorithm-implementation
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆77Updated 11 months ago
- Automatic Test Pattern Generation using PODEM algorithm☆13Updated 10 years ago
- Combinational ATPG generator based on D-Algorithm☆15Updated 3 years ago
- SAT-based ATPG using TG-Pro model☆15Updated 6 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆75Updated 6 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- ☆26Updated 5 years ago
- ☆36Updated 2 years ago
- ☆16Updated last year
- ☆61Updated 3 months ago
- Two Level Cache Controller implementation in Verilog HDL☆35Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆27Updated 4 years ago
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- Open IP in Hardware Description Language.☆14Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- Modular Multi-ported SRAM-based Memory☆27Updated this week
- IEEE Executive project for the year 2021-2022☆8Updated last year
- EE577b-Course-Project☆15Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆82Updated 4 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆42Updated last year
- some knowleage about SystemC/TLM etc.☆16Updated last year
- ☆52Updated 8 years ago
- ☆9Updated 4 years ago
- A verilog implementation for Network-on-Chip☆66Updated 6 years ago
- Collect some IC textbooks for learning.☆100Updated 2 years ago