sanketkkeni / PODEM-Algorithm-implementationLinks
An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults
☆11Updated 7 years ago
Alternatives and similar repositories for PODEM-Algorithm-implementation
Users that are interested in PODEM-Algorithm-implementation are comparing it to the libraries listed below
Sorting:
- Combinational ATPG generator based on D-Algorithm☆16Updated 4 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆90Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- SAT-based ATPG using TG-Pro model☆16Updated 7 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆81Updated last year
- ☆16Updated last year
- Automatic Test Pattern Generation using PODEM algorithm☆13Updated 11 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- ☆33Updated 6 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- ☆42Updated 8 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆18Updated last year
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆10Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated last year
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆24Updated 7 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago
- Open IP in Hardware Description Language.☆23Updated last year
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- ☆52Updated 2 years ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆10Updated 2 weeks ago
- Two Level Cache Controller implementation in Verilog HDL☆48Updated 4 years ago