sanketkkeni / PODEM-Algorithm-implementation
An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults
☆11Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for PODEM-Algorithm-implementation
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆77Updated last year
- Combinational ATPG generator based on D-Algorithm☆15Updated 3 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆13Updated 10 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆32Updated 4 months ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆75Updated 6 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- ☆19Updated 10 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆32Updated 4 months ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- ☆26Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆28Updated 4 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆12Updated 2 months ago
- Open IP in Hardware Description Language.☆17Updated last year
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- ☆16Updated 7 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- SAT-based ATPG using TG-Pro model☆15Updated 6 years ago
- Some useful documents of Synopsys☆50Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆36Updated 4 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆24Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆12Updated 6 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- ☆9Updated 4 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆35Updated 5 years ago
- ☆16Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆60Updated 5 years ago