rnakade / Reduced-Order-Binary-Decision-DiagramsLinks
C++ Implementation of reduced order binary decision diagram data structure
☆12Updated 9 years ago
Alternatives and similar repositories for Reduced-Order-Binary-Decision-Diagrams
Users that are interested in Reduced-Order-Binary-Decision-Diagrams are comparing it to the libraries listed below
Sorting:
- C++ truth table library☆56Updated 2 weeks ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 2 years ago
- The probSAT SAT Solver☆22Updated 2 years ago
- configurable, high-performance SAT solver, implementing incremental solving interface of MiniSat and IPASIR. Based on MiniSat (minisat.se…☆41Updated last year
- CUDD: CU Decision Diagram package - unofficial git mirror of https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/C…☆130Updated last year
- A Python API for the MiniSat and MiniCard constraint solvers.☆21Updated last year
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆24Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 11 months ago
- Reads a state transition system and performs property checking☆82Updated 3 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- A circuit toolkit☆102Updated 5 years ago
- This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.☆13Updated 9 years ago
- C++ logic network library☆232Updated 2 weeks ago
- AIGER And-Inverter-Graph Library☆78Updated this week
- Implementation of multi-core (binary) decision diagrams☆73Updated last year
- Multi-core Decision Diagram (BDD/LDD) implementation☆44Updated last year
- Niklas Een's ABC/ZZ framework☆22Updated 3 years ago
- ☆12Updated 7 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆40Updated 3 months ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆12Updated 11 years ago
- A C++ Toolkit for Encoding Pseudo-Boolean Constraints into CNF☆18Updated 10 months ago
- Integer Multiplier Generator for Verilog☆23Updated last year
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- A minimalistic and high-performance SAT solver☆28Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆41Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- Cube-and-Conquer SAT solver☆34Updated last year
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- BuDDy Binary Decision Diagram(BDD) library provisioned with CMake files☆13Updated 8 years ago