rnakade / Reduced-Order-Binary-Decision-DiagramsLinks
C++ Implementation of reduced order binary decision diagram data structure
☆13Updated 9 years ago
Alternatives and similar repositories for Reduced-Order-Binary-Decision-Diagrams
Users that are interested in Reduced-Order-Binary-Decision-Diagrams are comparing it to the libraries listed below
Sorting:
- ☆14Updated 7 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 3 years ago
- CUDD Decision Diagram Package☆145Updated this week
- A generic parser and tool package for the BTOR2 format.☆43Updated last month
- Niklas Een's ABC/ZZ framework☆24Updated 3 years ago
- SATZilla SAT feature extraction tool☆11Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 5 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- An advanced header-only exact synthesis library☆29Updated 2 years ago
- A circuit toolkit☆105Updated 5 years ago
- C++ truth table library☆62Updated 3 months ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Updated 4 months ago
- A Simple CDCL Solver☆35Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆38Updated last year
- Python version of tools to work with AIG formatted files☆12Updated 5 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- BuDDy Binary Decision Diagram(BDD) library provisioned with CMake files☆14Updated 8 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆91Updated this week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 7 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- Multi-core Decision Diagram (BDD/LDD) implementation☆43Updated last year
- AIGER And-Inverter-Graph Library☆91Updated 3 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆30Updated 6 years ago
- Reads a state transition system and performs property checking☆88Updated last month
- C++ logic network library☆260Updated last month
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆133Updated 3 weeks ago
- Cube-and-Conquer SAT solver☆40Updated 3 months ago
- A logic synthesis tool☆82Updated 2 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago