nputikhin / sat_atpgLinks
SAT-based ATPG using TG-Pro model
☆16Updated 7 years ago
Alternatives and similar repositories for sat_atpg
Users that are interested in sat_atpg are comparing it to the libraries listed below
Sorting:
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 2 weeks ago
- IDEA project source files☆107Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆36Updated 9 months ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated last month
- ☆24Updated last year
- ☆17Updated 4 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆83Updated 3 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆83Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- GPU-based logic synthesis tool☆86Updated last month
- DATC RDF☆50Updated 5 years ago
- Logic optimization and technology mapping tool.☆19Updated last year
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆47Updated 4 years ago
- EDA wiki☆53Updated 2 years ago
- EDA wiki☆131Updated 4 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- Combinational ATPG generator based on D-Algorithm☆16Updated 4 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆31Updated 3 weeks ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆54Updated 6 months ago
- A logic synthesis tool☆77Updated 3 weeks ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated 11 months ago