nputikhin / sat_atpgLinks
SAT-based ATPG using TG-Pro model
☆19Updated 7 years ago
Alternatives and similar repositories for sat_atpg
Users that are interested in sat_atpg are comparing it to the libraries listed below
Sorting:
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆106Updated 7 months ago
- Collection of digital hardware modules & projects (benchmarks)☆79Updated last month
- ☆30Updated last year
- GPU-based logic synthesis tool☆97Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆49Updated last year
- This is a python repo for flattening Verilog☆20Updated last month
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 6 years ago
- ☆27Updated last year
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- ☆19Updated 5 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Updated 5 years ago
- IDEA project source files☆111Updated 3 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆59Updated last week
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Combinational ATPG generator based on D-Algorithm☆16Updated 5 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- ☆20Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- EDA wiki☆136Updated 2 months ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆87Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated last month