DfX-NYUAD / GNNUnlockLinks
☆16Updated 3 years ago
Alternatives and similar repositories for GNNUnlock
Users that are interested in GNNUnlock are comparing it to the libraries listed below
Sorting:
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆66Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated last week
- GNN-RE datasets for circuit recognition☆54Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 11 months ago
- Artificial Netlist Generator☆44Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- EPFL logic synthesis benchmarks☆222Updated 3 weeks ago
- ☆29Updated last year
- ☆31Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 4 months ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Updated 4 years ago
- IDEA project source files☆110Updated last month
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆26Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- Research paper based on or related to ABC.☆62Updated last month
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆70Updated 5 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 8 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆52Updated last year
- GPU-based logic synthesis tool☆97Updated 2 weeks ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 5 months ago
- ☆77Updated 6 months ago
- DATC RDF☆50Updated 5 years ago
- ☆41Updated 3 years ago