DfX-NYUAD / GNNUnlockLinks
☆16Updated 3 years ago
Alternatives and similar repositories for GNNUnlock
Users that are interested in GNNUnlock are comparing it to the libraries listed below
Sorting:
- Artificial Netlist Generator☆42Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆60Updated 4 months ago
- GNN-RE datasets for circuit recognition☆53Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆56Updated 8 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- EPFL logic synthesis benchmarks☆211Updated 2 months ago
- ☆29Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- ☆23Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆64Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 2 months ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 7 years ago
- DATC RDF☆50Updated 5 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆23Updated 3 years ago
- A logic synthesis tool☆81Updated 2 weeks ago
- GPU-based logic synthesis tool☆90Updated last month
- ☆15Updated 2 years ago
- ☆24Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- Research paper based on or related to ABC.☆52Updated 2 months ago
- ☆39Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- ☆77Updated 3 months ago