DfX-NYUAD / GNNUnlock
☆14Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for GNNUnlock
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- GNN-RE datasets for circuit recognition☆38Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆47Updated last year
- Artificial Netlist Generator☆33Updated 8 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- ☆27Updated 11 months ago
- GPU-based logic synthesis tool☆68Updated 4 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- Research paper based on or related to ABC.☆15Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- Problems and Results of IWLS 2022 Programming Contest☆16Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 2 months ago
- DATC RDF☆48Updated 4 years ago
- ☆28Updated 2 years ago
- IDEA project source files☆98Updated last week
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆23Updated 4 years ago
- ☆21Updated 4 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆20Updated this week
- ☆20Updated 6 months ago
- Analog Placement Quality Prediction☆19Updated last year
- DATC Robust Design Flow.☆37Updated 4 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆13Updated 2 years ago
- ☆14Updated last year