DfX-NYUAD / GNNUnlock
☆14Updated 3 years ago
Alternatives and similar repositories for GNNUnlock:
Users that are interested in GNNUnlock are comparing it to the libraries listed below
- Artificial Netlist Generator☆36Updated 11 months ago
- GNN-RE datasets for circuit recognition☆41Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆46Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆51Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆25Updated this week
- Research paper based on or related to ABC.☆28Updated 2 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆23Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- ☆25Updated 10 months ago
- ☆22Updated 8 months ago
- ☆28Updated last year
- DATC RDF☆49Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- GPU-based logic synthesis tool☆81Updated 7 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆21Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆26Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆12Updated 2 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆44Updated last year
- ☆28Updated 3 years ago
- ☆15Updated 2 years ago
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- ☆14Updated last year
- IDEA project source files☆103Updated 4 months ago
- The first version of TritonPart☆24Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 5 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆48Updated 9 months ago