Coloquinte / quaighLinks
Logic circuit analysis and optimization
☆42Updated 2 months ago
Alternatives and similar repositories for quaigh
Users that are interested in quaigh are comparing it to the libraries listed below
Sorting:
- 21st century electronic design automation tools, written in Rust.☆31Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆96Updated last month
- Hardware generator debugger☆76Updated last year
- design and verification of asynchronous circuits☆41Updated 2 weeks ago
- A SystemVerilog language server based on the Slang library.☆47Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Equivalence checking with Yosys☆49Updated 2 weeks ago
- An automatic clock gating utility☆50Updated 6 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆115Updated 5 months ago
- A hardware compiler based on LLHD and CIRCT☆263Updated 3 months ago
- Debuggable hardware generator☆70Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆87Updated last week
- ☆30Updated last month
- The specification for the FIRRTL language☆62Updated this week
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- Verilator Porcelain☆49Updated last year
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Verilog AST☆21Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆72Updated last week
- ☆56Updated 3 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- ☆104Updated 3 years ago
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- SystemVerilog frontend for Yosys☆166Updated this week
- End-to-end synthesis and P&R toolchain☆89Updated last month