Logic circuit analysis and optimization
☆49Feb 2, 2026Updated 3 months ago
Alternatives and similar repositories for quaigh
Users that are interested in quaigh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆137Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- ☆15Jan 25, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 2 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- 21st century electronic design automation tools, written in Rust.☆37May 7, 2026Updated 2 weeks ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆27Jan 6, 2026Updated 4 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆39Mar 25, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆29Dec 23, 2025Updated 4 months ago
- SystemVerilog frontend for Yosys☆219May 12, 2026Updated last week
- A complete open-source design-for-testing (DFT) Solution☆189Aug 30, 2025Updated 8 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆25Jun 23, 2024Updated last year
- Lower Size Bounds for Sorting Networks☆46Dec 9, 2020Updated 5 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Unified RISC-V Access Platform project repository☆25Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆38Jan 26, 2026Updated 3 months ago
- Nix flake for more up-to-date versions of EDA tools☆26May 9, 2026Updated last week
- Parasitic capacitance analysis of foundry metal stackups☆18Jan 12, 2026Updated 4 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆111Jul 2, 2025Updated 10 months ago
- PPC instruction tests☆11Jan 22, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 5 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- design and verification of asynchronous circuits☆50Apr 26, 2026Updated 3 weeks ago
- SpinalHDL Hardware Math Library☆100Jul 12, 2024Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- ☆21Apr 15, 2026Updated last month
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago