Alternatives and similar repositories for quaigh

Users that are interested in quaigh are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆83Updated 2 weeks ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆40Updated last week
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated last week
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 8 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 4 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆87Updated 2 weeks ago
• antmicro / sv-bugpoint
  ☆29Updated last month
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆86Updated last week
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆112Updated 3 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆46Updated 2 weeks ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆30Updated 3 weeks ago
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆157Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated 2 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆147Updated this week
• rdaly525 / coreir
  ☆103Updated 3 years ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆62Updated 3 weeks ago
• projectapheleia / avl
  Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb
  ☆32Updated this week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• abs-tudelft / Tydi-Chisel
  ☆18Updated 5 months ago