Logic circuit analysis and optimization
☆46Feb 2, 2026Updated last month
Alternatives and similar repositories for quaigh
Users that are interested in quaigh are comparing it to the libraries listed below
Sorting:
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- ☆16Jan 25, 2026Updated last month
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated 3 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 3 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated 2 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆39Mar 25, 2025Updated 11 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆182Aug 30, 2025Updated 6 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 2 months ago
- SystemVerilog frontend for Yosys☆210Updated this week
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- ☆23Jun 23, 2024Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Lower Size Bounds for Sorting Networks☆46Dec 9, 2020Updated 5 years ago
- Unified RISC-V Access Platform project repository☆22Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Nix flake for more up-to-date versions of EDA tools☆20Updated this week
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆108Jul 2, 2025Updated 8 months ago
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 3 months ago
- PPC instruction tests☆11Jan 22, 2024Updated 2 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- design and verification of asynchronous circuits☆44Feb 27, 2026Updated 3 weeks ago
- ☆28Mar 31, 2025Updated 11 months ago
- ☆21Mar 12, 2026Updated last week
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago