Logic circuit analysis and optimization
☆52Feb 2, 2026Updated 5 months ago
Alternatives and similar repositories for quaigh
Users that are interested in quaigh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- [WIP] Open-source DFT flow☆40May 9, 2026Updated 2 months ago
- Netlist API (and more) for EDA flow development☆149Updated this week
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- ☆16Jan 25, 2026Updated 5 months ago
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 4 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Rocq framework to define the semantics of CPU architectures☆37Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆39Mar 25, 2025Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 6 months ago
- Bringing e-graphs to MLIR, natively.☆34Jul 9, 2026Updated last week
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆16Aug 13, 2022Updated 3 years ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- A complete open-source design-for-testing (DFT) Solution☆198Aug 30, 2025Updated 10 months ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆26Feb 24, 2026Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 6 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆17Feb 25, 2026Updated 4 months ago
- Nix flake for more up-to-date versions of EDA tools☆29Updated this week
- ☆25Jun 23, 2024Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Lower Size Bounds for Sorting Networks☆46Dec 9, 2020Updated 5 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 5 months ago