Alternatives and similar repositories for quaigh

Users that are interested in quaigh are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆63Updated 3 weeks ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆44Updated 5 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆47Updated last month
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆43Updated 3 weeks ago
• ekiwi / fst-reader
  Native Rust implementation of the FST waveform format from GTKWave.
  ☆12Updated 2 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 7 months ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆47Updated last month
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• chipsalliance / fpga-interchange-schema
  ☆56Updated 2 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆116Updated this week
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆38Updated 4 years ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆55Updated last week
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆67Updated last week
• mattvenn / instrumented_adder
  Instrumenting adders to measure speed
  ☆13Updated 2 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆84Updated last week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• chipsalliance / espresso
  ☆39Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• zao111222333 / liberty-db
  Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
  ☆14Updated this week
• antmicro / sv-bugpoint
  ☆26Updated last month
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆42Updated last week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆44Updated 8 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆90Updated 7 months ago