Alternatives and similar repositories for quaigh

Users that are interested in quaigh are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆32Updated last week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆97Updated 2 months ago
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆41Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆58Updated this week
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 10 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆90Updated last month
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆51Updated last month
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆116Updated 5 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆264Updated 4 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆70Updated 2 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 6 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆88Updated 3 weeks ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• antmicro / sv-bugpoint
  ☆31Updated 3 weeks ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆17Updated 3 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 4 months ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆72Updated 2 weeks ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆168Updated this week
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆121Updated last week
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆31Updated 2 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆48Updated last month