Coloquinte / quaighLinks
Logic circuit analysis and optimization
☆43Updated last week
Alternatives and similar repositories for quaigh
Users that are interested in quaigh are comparing it to the libraries listed below
Sorting:
- 21st century electronic design automation tools, written in Rust.☆31Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆80Updated last week
- Hardware generator debugger☆75Updated last year
- Verilator Porcelain☆48Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- design and verification of asynchronous circuits☆40Updated last month
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆47Updated 7 months ago
- Equivalence checking with Yosys☆45Updated 2 weeks ago
- An automatic clock gating utility☆50Updated 4 months ago
- Debuggable hardware generator☆69Updated 2 years ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- ☆28Updated 2 weeks ago
- End-to-end synthesis and P&R toolchain☆87Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 3 months ago
- ☆103Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- SystemVerilog frontend for Yosys☆149Updated last week
- A hardware compiler based on LLHD and CIRCT☆263Updated last month
- Verilog AST☆21Updated last year
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- ☆18Updated 5 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆13Updated 2 weeks ago
- Mutation Cover with Yosys (MCY)☆85Updated 2 weeks ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated this week
- The specification for the FIRRTL language☆63Updated last week
- ☆56Updated 3 years ago
- WAL enables programmable waveform analysis.☆155Updated 2 months ago