Logic circuit analysis and optimization
☆52Feb 2, 2026Updated 7 months ago
Alternatives and similar repositories for quaigh
Users that are interested in quaigh are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Netlist API (and more) for EDA flow development☆162Updated this week
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- RTLMeter benchmark suite☆33Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- ☆16Jan 25, 2026Updated 7 months ago
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 3 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Rocq framework to define the semantics of CPU architectures☆39Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆45Jul 17, 2024Updated 2 years ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆22Apr 20, 2026Updated 5 months ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆39Mar 25, 2025Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 8 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- E-Graphs, natively in MLIR☆39Updated this week
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆28Feb 24, 2026Updated 6 months ago
- A complete open-source design-for-testing (DFT) Solution☆204Aug 30, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆19Feb 25, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Dec 9, 2025Updated 9 months ago
- Nix flake for more up-to-date versions of EDA tools☆34Updated this week
- ☆25Jun 23, 2024Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Lower Size Bounds for Sorting Networks☆46Dec 9, 2020Updated 5 years ago
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 8 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆37Aug 28, 2026Updated 3 weeks ago