Logic circuit analysis and optimization
☆45Feb 2, 2026Updated last month
Alternatives and similar repositories for quaigh
Users that are interested in quaigh are comparing it to the libraries listed below
Sorting:
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- ☆16Jan 25, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 2 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Updated this week
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated last week
- design and verification of asynchronous circuits☆43Updated this week
- ☆28Mar 31, 2025Updated 11 months ago
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated last month
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 9 months ago
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)☆38Mar 25, 2025Updated 11 months ago
- ☆19Jul 12, 2024Updated last year
- ☆21Jun 23, 2024Updated last year
- SpinalHDL Hardware Math Library☆96Jul 12, 2024Updated last year
- A complete open-source design-for-testing (DFT) Solution☆180Aug 30, 2025Updated 6 months ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Analyze experimental data with Programming by Navigation☆13Updated this week
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- FPGA synthesis tool powered by program synthesis☆55Dec 15, 2025Updated 2 months ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- PPC instruction tests☆11Jan 22, 2024Updated 2 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆32Feb 23, 2026Updated last week
- Implementation of several grid routers in Rust☆13Oct 21, 2025Updated 4 months ago
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated last month