Coloquinte / quaigh
Logic circuit analysis and optimization
☆28Updated last month
Related projects ⓘ
Alternatives and complementary repositories for quaigh
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Hardware generator debugger☆71Updated 9 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆83Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆41Updated last week
- An automatic clock gating utility☆43Updated 4 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆42Updated 8 months ago
- Verilator Porcelain☆38Updated last year
- A SystemVerilog source file pickler.☆51Updated last month
- slang-based frontend for Yosys☆43Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆12Updated 3 weeks ago
- The LLHD reference simulator.☆37Updated 4 years ago
- ☆52Updated 2 years ago
- PicoRV☆43Updated 4 years ago
- Debuggable hardware generator☆67Updated last year
- 21st century electronic design automation tools, written in Rust.☆12Updated 3 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- ☆36Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rust☆41Updated 8 months ago
- A new Hardware Design Language that keeps you in the driver's seat☆70Updated this week
- Testing processors with Random Instruction Generation☆29Updated last month
- IRSIM switch-level simulator for digital circuits☆30Updated 6 months ago
- ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆25Updated this week
- RFCs for changes to the Amaranth language and standard components☆17Updated 2 months ago
- A configurable SRAM generator☆40Updated this week
- A command-line tool for displaying vcd waveforms.☆47Updated 9 months ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆24Updated 4 years ago
- RISC-V out-of-order core for education and research purposes☆37Updated this week
- 👾 Design ∪ Hardware☆72Updated 2 weeks ago