abhowmick22 / atpg-PODEMLinks
Automatic Test Pattern Generation using PODEM algorithm
☆13Updated 11 years ago
Alternatives and similar repositories for atpg-PODEM
Users that are interested in atpg-PODEM are comparing it to the libraries listed below
Sorting:
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Updated 7 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆63Updated 8 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆20Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆26Updated 2 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆33Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Updated 4 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- ☆13Updated 2 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆36Updated 6 years ago
- A collection of commonly asked RTL design interview questions☆30Updated 8 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆102Updated 4 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Updated 4 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆21Updated 6 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- ☆27Updated 5 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- Architectural design of data router in verilog☆30Updated 5 years ago
- Static Timing Analysis Full Course☆56Updated 2 years ago