Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.
☆95May 7, 2024Updated 2 years ago
Alternatives and similar repositories for Atalanta
Users that are interested in Atalanta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An automatic test pattern generation (ATPG) and fault simulation system.☆13Sep 9, 2019Updated 6 years ago
- A complete open-source design-for-testing (DFT) Solution☆203Aug 30, 2025Updated 11 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆121Jul 2, 2025Updated last year
- SAT-based ATPG using TG-Pro model☆20Jun 5, 2018Updated 8 years ago
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆73May 14, 2025Updated last year
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆82Apr 30, 2026Updated 3 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Tool for parsing an integrated circuit test file from STIL to the particular file format of a Teradyne tester.☆16May 17, 2018Updated 8 years ago
- A standalone structural (gate-level) verilog parser☆42Jul 29, 2026Updated 2 weeks ago
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 5 years ago
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenSTA engine☆603Updated this week
- Database and Tool Framework for EDA☆127Jan 25, 2021Updated 5 years ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 5 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆33Jan 17, 2020Updated 6 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- Tools for working with circuits as graphs in python☆130Nov 17, 2023Updated 2 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- ☆23Mar 13, 2023Updated 3 years ago
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆17Jul 14, 2025Updated last year
- A Standalone Structural Verilog Parser☆97Mar 31, 2022Updated 4 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆122May 18, 2023Updated 3 years ago
- EPFL logic synthesis benchmarks☆262Updated this week
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆48Jul 22, 2026Updated 3 weeks ago
- IDEA project source files☆115Apr 15, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A High-performance Timing Analysis Tool for VLSI Systems☆710Dec 26, 2025Updated 7 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆32Dec 23, 2025Updated 7 months ago
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- ☆16Feb 5, 2026Updated 6 months ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year