Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.
☆90May 7, 2024Updated last year
Alternatives and similar repositories for Atalanta
Users that are interested in Atalanta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An automatic test pattern generation (ATPG) and fault simulation system.☆12Sep 9, 2019Updated 6 years ago
- A complete open-source design-for-testing (DFT) Solution☆188Aug 30, 2025Updated 8 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆111Jul 2, 2025Updated 10 months ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- SAT-based ATPG using TG-Pro model☆19Jun 5, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago
- Tool for parsing an integrated circuit test file from STIL to the particular file format of a Teradyne tester.☆16May 17, 2018Updated 7 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆70May 14, 2025Updated 11 months ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆40Mar 20, 2026Updated last month
- Problems and Results of IWLS 2022 Programming Contest☆23Apr 12, 2025Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆29Dec 23, 2025Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OpenSTA engine☆576Updated this week
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- An advanced circuit-based sat solver☆37Feb 24, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆23Mar 13, 2023Updated 3 years ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 4 years ago
- EPFL logic synthesis benchmarks☆245Mar 3, 2026Updated 2 months ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆118May 18, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- AXI memory-mapped VGA module originally designed for the Avent Zedboard☆16Aug 2, 2016Updated 9 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- IDEA project source files☆112Apr 15, 2026Updated 2 weeks ago
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆148Jul 23, 2025Updated 9 months ago
- Recent papers related to hardware formal verification.☆77Sep 20, 2023Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆72Updated this week
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆33Feb 8, 2026Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago