hsluoyz / AtalantaLinks
Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.
☆81Updated last year
Alternatives and similar repositories for Atalanta
Users that are interested in Atalanta are comparing it to the libraries listed below
Sorting:
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆90Updated last year
- IDEA project source files☆106Updated 6 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- ☆42Updated 8 months ago
- ☆105Updated 5 years ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆95Updated 3 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- ☆166Updated 2 months ago
- ☆44Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- ☆24Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Parser for LEF library files☆37Updated 4 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- ☆70Updated this week
- liberty parser (For parsing IC timing lib file)☆58Updated last year
- Delay Calculation ToolKit☆31Updated 2 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆54Updated 3 weeks ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆33Updated 3 years ago