hsluoyz / AtalantaLinks
Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.
☆81Updated last year
Alternatives and similar repositories for Atalanta
Users that are interested in Atalanta are comparing it to the libraries listed below
Sorting:
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆92Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated last year
- ☆42Updated 9 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆31Updated last year
- ☆24Updated 4 years ago
- ☆44Updated last year
- IDEA project source files☆106Updated 7 months ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆136Updated last year
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆97Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- A complete open-source design-for-testing (DFT) Solution☆159Updated 3 weeks ago
- ☆105Updated 5 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- ☆169Updated 3 months ago
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- ☆71Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆178Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- ☆53Updated 9 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆123Updated 3 weeks ago