Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.
☆92May 7, 2024Updated 2 years ago
Alternatives and similar repositories for Atalanta
Users that are interested in Atalanta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An automatic test pattern generation (ATPG) and fault simulation system.☆12Sep 9, 2019Updated 6 years ago
- A complete open-source design-for-testing (DFT) Solution☆195Aug 30, 2025Updated 9 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆115Jul 2, 2025Updated 11 months ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- SAT-based ATPG using TG-Pro model☆19Jun 5, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago
- Tool for parsing an integrated circuit test file from STIL to the particular file format of a Teradyne tester.☆16May 17, 2018Updated 8 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆72May 14, 2025Updated last year
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 2 months ago
- Problems and Results of IWLS 2022 Programming Contest☆24Apr 12, 2025Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 5 months ago
- OpenSTA engine☆582Jun 3, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆32Jan 17, 2020Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- An advanced circuit-based sat solver☆38Feb 24, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆23Mar 13, 2023Updated 3 years ago
- A Standalone Structural Verilog Parser☆98Mar 31, 2022Updated 4 years ago
- EPFL logic synthesis benchmarks☆254May 6, 2026Updated last month
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆120May 18, 2023Updated 3 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- AXI memory-mapped VGA module originally designed for the Avent Zedboard☆16Aug 2, 2016Updated 9 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- IDEA project source files☆113Apr 15, 2026Updated 2 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆701Dec 26, 2025Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆149Jul 23, 2025Updated 10 months ago
- Recent papers related to hardware formal verification.☆77Sep 20, 2023Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆75Apr 30, 2026Updated last month
- a small simple slow serial FPGA core☆16Mar 11, 2021Updated 5 years ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆36Feb 8, 2026Updated 4 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆26Jul 12, 2023Updated 2 years ago