Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.
☆88May 7, 2024Updated last year
Alternatives and similar repositories for Atalanta
Users that are interested in Atalanta are comparing it to the libraries listed below
Sorting:
- An automatic test pattern generation (ATPG) and fault simulation system.☆12Sep 9, 2019Updated 6 years ago
- A complete open-source design-for-testing (DFT) Solution☆181Aug 30, 2025Updated 6 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆108Jul 2, 2025Updated 8 months ago
- SAT-based ATPG using TG-Pro model☆19Jun 5, 2018Updated 7 years ago
- Combinational ATPG generator based on D-Algorithm☆16Nov 25, 2020Updated 5 years ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 2 years ago
- Tool for parsing an integrated circuit test file from STIL to the particular file format of a Teradyne tester.☆15May 17, 2018Updated 7 years ago
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆67May 14, 2025Updated 9 months ago
- OpenSTA engine☆551Updated this week
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- EPFL logic synthesis benchmarks☆231Nov 18, 2025Updated 3 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- Problems and Results of IWLS 2022 Programming Contest☆22Apr 12, 2025Updated 10 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆117May 18, 2023Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Feb 8, 2026Updated 3 weeks ago
- A Standalone Structural Verilog Parser☆99Mar 31, 2022Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- Recent papers related to hardware formal verification.☆76Sep 20, 2023Updated 2 years ago
- ☆14Feb 3, 2025Updated last year
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆74Jan 6, 2023Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- AXI memory-mapped VGA module originally designed for the Avent Zedboard☆16Aug 2, 2016Updated 9 years ago