RotemBenHur / SIMPLER-MAGICLinks
SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC
☆11Updated 6 years ago
Alternatives and similar repositories for SIMPLER-MAGIC
Users that are interested in SIMPLER-MAGIC are comparing it to the libraries listed below
Sorting:
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- An Open-Source Tool for CGRA Accelerators☆28Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- An integrated CGRA design framework☆91Updated 10 months ago
- ☆27Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated last week
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- A list of our chiplet simulaters☆48Updated 7 months ago
- CGRA Compilation Framework☆91Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆62Updated 10 months ago
- ☆57Updated 7 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆43Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- The first version of TritonPart☆31Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆79Updated 7 months ago
- ☆30Updated last year
- ☆20Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Updated 5 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Updated last year
- ☆44Updated last year
- EPFL logic synthesis benchmarks☆227Updated 2 months ago