RotemBenHur / SIMPLER-MAGICLinks
SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC
☆10Updated 5 years ago
Alternatives and similar repositories for SIMPLER-MAGIC
Users that are interested in SIMPLER-MAGIC are comparing it to the libraries listed below
Sorting:
- ☆23Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆63Updated last month
- ☆40Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆52Updated 9 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- GPU-based logic synthesis tool☆91Updated 2 months ago
- The first version of TritonPart☆29Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆63Updated 4 months ago
- ☆39Updated 2 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- ☆50Updated 3 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- ☆24Updated last year
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- This is a python repo for flattening Verilog☆19Updated 5 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆48Updated 2 months ago
- ☆59Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago