Alternatives and similar repositories for minimax

Users that are interested in minimax are comparing it to the libraries listed below

• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆35Updated 3 weeks ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆137Updated 2 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• olofk / corescore
  CoreScore
  ☆157Updated 5 months ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆174Updated 2 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆138Updated 3 months ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆193Updated 2 weeks ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated last year
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆252Updated last month
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆178Updated last month
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆45Updated 2 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆506Updated 10 months ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆110Updated last year
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆301Updated last year
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆167Updated 4 years ago
• openpower-cores / a2i
  ☆247Updated 2 years ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆238Updated last month
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆244Updated 9 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆115Updated last year
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 2 months ago
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 8 months ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆149Updated last month
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆146Updated 8 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆84Updated last month
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆225Updated last year
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆311Updated 4 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆57Updated last year
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆95Updated last month
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆663Updated last week