gsmecher / minimax

Related projects ⓘ

Alternatives and complementary repositories for minimax

• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆130Updated last year
• olofk / corescore
  CoreScore
  ☆135Updated 2 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 5 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆110Updated 2 weeks ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆214Updated last month
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated 10 months ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆308Updated 4 months ago
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆256Updated last week
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆215Updated last month
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆382Updated last month
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆218Updated 11 months ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆170Updated last year
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆271Updated this week
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆110Updated last year
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆73Updated last month
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆131Updated 3 weeks ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆165Updated 3 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆215Updated 2 weeks ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆480Updated 2 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆111Updated 3 years ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆292Updated 5 months ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆399Updated 9 months ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆206Updated 9 months ago
• pieter3d / simview
  ☆76Updated 8 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆602Updated this week
• zylin / zpu
  The Zylin ZPU
  ☆239Updated 9 years ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆151Updated 7 months ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆172Updated 3 weeks ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆267Updated 7 months ago