gsmecher / minimaxLinks
Minimax: a Compressed-First, Microcoded RISC-V CPU
☆221Updated last year
Alternatives and similar repositories for minimax
Users that are interested in minimax are comparing it to the libraries listed below
Sorting:
- A configurable RTL to bitstream FPGA toolchain☆46Updated this week
- CoreScore☆164Updated 2 months ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- VRoom! RISC-V CPU☆511Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 6 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆201Updated last month
- Linux capable RISC-V SoC designed to be readable and useful.☆152Updated 5 months ago
- ☆247Updated 3 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 5 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆61Updated 5 months ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- Exploring gate level simulation☆58Updated 6 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆305Updated last year
- Naive Educational RISC V processor☆90Updated last week
- A pipelined RISC-V processor☆62Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- A 32-bit RISC-V soft processor☆316Updated 3 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- A computer for human beings.☆46Updated 11 months ago
- A Video display simulator☆173Updated 5 months ago
- Small footprint and configurable DRAM core☆445Updated last week
- Board definitions for Amaranth HDL☆120Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Small footprint and configurable Ethernet core☆265Updated last week