Minimax: a Compressed-First, Microcoded RISC-V CPU
☆230Feb 19, 2026Updated 7 months ago
Alternatives and similar repositories for minimax
Users that are interested in minimax are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux capable RISC-V SoC designed to be readable and useful.☆164Dec 19, 2025Updated 9 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆35Aug 9, 2026Updated last month
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated last month
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- Nitro USB FPGA core☆91Mar 1, 2026Updated 6 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆123Updated this week
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆193Mar 10, 2024Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Jul 23, 2026Updated 2 months ago
- Doom classic port to lightweight RISC‑V☆112Jul 25, 2022Updated 4 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆63Nov 24, 2020Updated 5 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆321Jun 6, 2024Updated 2 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Documenting Lattice's 28nm FPGA parts☆154Jul 19, 2026Updated 2 months ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- ☆326Jan 23, 2026Updated 8 months ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 4 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆85Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆104Jun 6, 2020Updated 6 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,698Nov 18, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆751Updated this week
- Turbo9 - Pipelined 6809 Microprocessor IP☆169Sep 1, 2026Updated 3 weeks ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- CoreScore☆178Jun 9, 2026Updated 3 months ago
- ☆17Jan 23, 2025Updated last year
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,117May 29, 2026Updated 3 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆155Mar 17, 2023Updated 3 years ago