Minimax: a Compressed-First, Microcoded RISC-V CPU
☆231Feb 19, 2026Updated 8 months ago
Alternatives and similar repositories for minimax
Users that are interested in minimax are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VRoom! RISC-V CPU☆523Sep 2, 2024Updated 2 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆38Aug 9, 2026Updated 2 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆165Dec 19, 2025Updated 10 months ago
- SERV - The SErial RISC-V CPU☆1,916Aug 25, 2026Updated 2 months ago
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week
- FPGA based microcomputer sandbox for software and RTL experimentation☆86Oct 29, 2026Updated last week
- ☆22May 8, 2025Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆21Jul 25, 2023Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Oct 2, 2026Updated last month
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Updated this week
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 3 years ago
- Nitro USB FPGA core☆91Mar 1, 2026Updated 8 months ago
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆323Jun 6, 2024Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆65Nov 24, 2020Updated 5 years ago
- ☆102Jul 22, 2026Updated 3 months ago
- [Moved to Codeberg] Another size-optimized RISC-V CPU for your consideration.☆61May 10, 2026Updated 5 months ago
- ☆328Jan 23, 2026Updated 9 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A tiny Open POWER ISA softcore written in VHDL 2008☆730Aug 12, 2026Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆103Jun 6, 2020Updated 6 years ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 3 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆155Mar 17, 2023Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- CoreScore☆180Jun 9, 2026Updated 4 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆194Mar 10, 2024Updated 2 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆756Updated this week
- 10-stage out-of-order RV64IMAFDC CPU☆11Oct 28, 2026Updated last week