Minimax: a Compressed-First, Microcoded RISC-V CPU
☆225Feb 19, 2026Updated 2 months ago
Alternatives and similar repositories for minimax
Users that are interested in minimax are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux capable RISC-V SoC designed to be readable and useful.☆161Dec 19, 2025Updated 4 months ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆31Nov 28, 2025Updated 5 months ago
- VRoom! RISC-V CPU☆520Sep 2, 2024Updated last year
- A pipelined RISC-V processor☆64Dec 1, 2023Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,793Feb 19, 2026Updated 2 months ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆114Apr 22, 2026Updated 2 weeks ago
- Nitro USB FPGA core☆87Mar 1, 2026Updated 2 months ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,412Apr 28, 2026Updated last week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 32-bit RISC-V system on chip for iCE40 FPGAs☆314May 25, 2023Updated 2 years ago
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆189Mar 10, 2024Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Nov 24, 2020Updated 5 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆316Jun 6, 2024Updated last year
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 2 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- ☆314Jan 23, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 10 months ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆61Mar 24, 2026Updated last month
- Turbo9 - Pipelined 6809 Microprocessor IP☆163Dec 5, 2025Updated 5 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆99Jun 6, 2020Updated 5 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,501Nov 18, 2025Updated 5 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆78Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆717Apr 30, 2026Updated last week
- CoreScore☆175Nov 14, 2025Updated 5 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- RISC-V XV6/Linux SoC, marchID: 0x2b☆1,085Mar 3, 2026Updated 2 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆113Jul 20, 2024Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago