gsmecher / minimaxLinks
Minimax: a Compressed-First, Microcoded RISC-V CPU
☆219Updated last year
Alternatives and similar repositories for minimax
Users that are interested in minimax are comparing it to the libraries listed below
Sorting:
- CoreScore☆156Updated 4 months ago
- Experimental flows using nextpnr for Xilinx devices☆240Updated 8 months ago
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆85Updated 5 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 2 months ago
- VHDL synthesis (based on ghdl)☆335Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- VRoom! RISC-V CPU☆505Updated 9 months ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- Example LED blinking project for your FPGA dev board of choice☆177Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆169Updated 5 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆225Updated last year
- Naive Educational RISC V processor☆84Updated 2 weeks ago
- Linux capable RISC-V SoC designed to be readable and useful.☆147Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆389Updated this week
- ☆289Updated 3 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- ☆79Updated last year
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- Small footprint and configurable DRAM core☆418Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Small footprint and configurable Ethernet core☆247Updated 3 weeks ago
- Board definitions for Amaranth HDL☆117Updated 2 months ago
- A computer for human beings.☆44Updated 7 months ago
- Exploring gate level simulation☆58Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last month