Alternatives and similar repositories for minimax

Users that are interested in minimax are comparing it to the libraries listed below

• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• olofk / corescore
  CoreScore
  ☆162Updated last month
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆42Updated last week
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆183Updated this week
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆140Updated 5 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆510Updated last year
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 4 months ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆174Updated 2 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆169Updated 5 years ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆200Updated 2 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆88Updated last month
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆245Updated 11 months ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆150Updated 10 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆144Updated last year
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆159Updated 5 months ago
• mosscomp / moss
  A computer for human beings.
  ☆45Updated 10 months ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆226Updated last year
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆314Updated last month
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆152Updated 3 months ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆54Updated 4 months ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆257Updated last week
• openpower-cores / a2i
  ☆248Updated 3 years ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆240Updated 3 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆244Updated 10 months ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆101Updated 3 years ago
• ZipCPU / vgasim
  A Video display simulator
  ☆173Updated 3 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆57Updated last year
• pieter3d / simview
  ☆79Updated this week
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆302Updated last year