RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34
☆1,123May 29, 2026Updated 5 months ago
Alternatives and similar repositories for kianRiscV
Users that are interested in kianRiscV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,749Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆659Updated this week
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆123Sep 26, 2022Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆26Oct 6, 2025Updated last year
- Build your hardware, easily!☆4,186Updated this week
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,915Aug 25, 2026Updated 2 months ago
- 3-stage RV32IMACZb* processor with debug☆1,131Aug 29, 2026Updated 2 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆165Dec 19, 2025Updated 10 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated last year
- Universal utility for programming FPGA☆1,783Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆799Jan 28, 2026Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,397Sep 7, 2026Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆478Sep 13, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,302Oct 13, 2026Updated 3 weeks ago
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,301Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Updated this week
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆121Oct 5, 2026Updated 3 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆181Mar 22, 2025Updated last year
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆231Feb 19, 2026Updated 8 months ago
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- A Risc-V SoC for Tiny Tapeout☆61Oct 27, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- A bare metal programming guide on STM32 microcontroller☆10Dec 6, 2022Updated 3 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards☆460Jun 20, 2025Updated last year
- VRoom! RISC-V CPU☆523Sep 2, 2024Updated 2 years ago
- Tiny programs from various sources, for testing softcores☆147Aug 14, 2025Updated last year
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆702Updated this week
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,890Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆119Jul 20, 2024Updated 2 years ago
- PCB for ULX3S FPGA R&D board☆470Apr 27, 2025Updated last year