Alternatives and similar repositories for kianRiscV:

Users that are interested in kianRiscV are comparing it to the libraries listed below

• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,516Updated last week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆327Updated this week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆633Updated 2 months ago
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆832Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆997Updated this week
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,709Updated last week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆622Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆637Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆669Updated 3 weeks ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,291Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,411Updated this week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆401Updated 2 years ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆420Updated 6 months ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆543Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆975Updated 3 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,061Updated 3 weeks ago
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆952Updated 4 months ago
• riscv / learn
  Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.
  ☆833Updated 2 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆552Updated this week
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆369Updated 3 weeks ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core and use it on FPGA.
  ☆114Updated last week
• mikeroyal / RISC-V-Guide
  RISC-V Guide. Learn all about the RISC-V computer architecture along with the Development Tools and Operating Systems to develop on RISC-…
  ☆567Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,371Updated last month
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,661Updated 3 weeks ago
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆279Updated last week
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆2,735Updated last month
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆963Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,255Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆378Updated 2 months ago
• riscv-software-src / riscv-tests
  ☆963Updated 3 weeks ago