kalhong / zsim-ramulatorLinks
☆13Updated 6 years ago
Alternatives and similar repositories for zsim-ramulator
Users that are interested in zsim-ramulator are comparing it to the libraries listed below
Sorting:
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- NeuraChip Accelerator Simulator☆15Updated last year
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 7 months ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆18Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated 2 years ago
- Heterogenous ML accelerator☆20Updated 8 months ago
- PIMeval simulator and PIMbench suite☆44Updated 2 months ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- ☆10Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆22Updated 3 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆25Updated last year
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 10 months ago
- Fibertree emulator☆16Updated last year
- ☆24Updated 9 months ago
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆32Updated 9 months ago
- ☆70Updated 5 years ago
- ☆29Updated 4 years ago
- ☆20Updated 3 years ago
- A Cycle-level simulator for M2NDP☆32Updated 5 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆59Updated 6 years ago
- ☆26Updated 2 years ago
- ☆19Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆48Updated 8 years ago