kalhong / zsim-ramulatorLinks
☆13Updated 5 years ago
Alternatives and similar repositories for zsim-ramulator
Users that are interested in zsim-ramulator are comparing it to the libraries listed below
Sorting:
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 2 months ago
- STONNE Simulator integrated into SST Simulator☆20Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- NeuraChip Accelerator Simulator☆14Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆20Updated 3 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- ☆11Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆15Updated 2 years ago
- ☆65Updated 4 years ago
- Heterogenous ML accelerator☆19Updated 3 months ago
- ☆25Updated last year
- Fibertree emulator☆12Updated 9 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- PIMeval simulator and PIMbench suite☆33Updated last month
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆24Updated 8 months ago
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆28Updated 4 months ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆24Updated 7 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆18Updated last year
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- ☆29Updated 3 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- An HBM FPGA based SpMV Accelerator☆13Updated last year
- NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploi…☆16Updated 2 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆12Updated last year