kalhong / zsim-ramulator
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for zsim-ramulator
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 11 months ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- ☆9Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆29Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆28Updated 3 months ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- ☆18Updated 2 years ago
- ☆25Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploi…☆13Updated last year
- zsim++: an updated and more accurate zsim☆14Updated 6 years ago
- Heterogenous ML accelerator☆16Updated last month
- ☆60Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆21Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆11Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆76Updated last year
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆17Updated 4 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- ☆17Updated last year
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- ☆24Updated 5 months ago