kalhong / zsim-ramulator
☆13Updated 5 years ago
Alternatives and similar repositories for zsim-ramulator
Users that are interested in zsim-ramulator are comparing it to the libraries listed below
Sorting:
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- A Cycle-level simulator for M2NDP☆27Updated last week
- ☆11Updated 3 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆13Updated last year
- NeuraChip Accelerator Simulator☆11Updated last year
- ☆25Updated 3 years ago
- ☆66Updated 4 years ago
- ☆17Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆53Updated last week
- Heterogenous ML accelerator☆18Updated last week
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- ☆16Updated 2 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆23Updated 4 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆15Updated 3 months ago
- PyGim is the first runtime framework to efficiently execute Graph Neural Networks (GNNs) on real Processing-in-Memory systems. It provide…☆22Updated 3 weeks ago
- ☆11Updated 3 weeks ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- ☆9Updated 10 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 3 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆49Updated 9 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆53Updated 5 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year