Alternatives and similar repositories for DNN-Dataflow-simulator:

Users that are interested in DNN-Dataflow-simulator are comparing it to the libraries listed below

• UCLA-VAST / FlexCNN
  ☆71Updated 2 years ago
• fffasttime / AnyPackingNet
  ☆25Updated 2 months ago
• CASR-HKU / DPACS
  ☆19Updated last year
• gicLAB / SECDA
  ☆19Updated 2 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 2 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆36Updated 4 years ago
• Zhu-Zixuan / Bitlet-PE
  A bit-level sparsity-awared multiply-accumulate process element.
  ☆13Updated 7 months ago
• horizon-research / systolic-array-dataflow-optimizer
  A general framework for optimizing DNN dataflow on systolic array
  ☆33Updated 4 years ago
• synergy-noc-generators / Proteus
  ☆9Updated 2 years ago
• jha-lab / codebench
  [TECS'23] A project on the co-design of Accelerators and CNNs.
  ☆20Updated 2 years ago
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆68Updated 3 years ago
• CASR-HKU / MSD-FCCM23
  Open-source of MSD framework
  ☆16Updated last year
• VincentWang1998 / ai_on_chip_project1
  tpu-systolic-array-weight-stationary
  ☆20Updated 3 years ago
• gem5-X / TiC-SAT
  ☆12Updated 8 months ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆48Updated last week
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆48Updated last month
• awai54st / Logic-Shrinkage
  ☆22Updated 2 years ago
• dimdano / adapt
  Fast Emulation of Approximate DNN Accelerators in PyTorch
  ☆22Updated last year
• CASR-HKU / AGNA-FCCM2023
  ☆12Updated last year
• AlexMontgomerie / fpgaconvnet-tutorial
  A collection of tutorials for the fpgaConvNet framework.
  ☆39Updated 5 months ago
• PSCLab-ASU / Systolic-CNN
  ☆15Updated 4 years ago
• GATECH-EIC / AutoDNNchip
  ☆69Updated 4 years ago
• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆41Updated 2 years ago
• isakedo / DNNsim
  ☆32Updated 4 years ago
• I-Doctor / RTL_library_of_basic_hardware_units
  Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …
  ☆11Updated last year
• DNN-Accelerators / Open-Source-IPs
  ☆33Updated 6 years ago
• sfu-arch / SpGEMM
  ☆34Updated 3 years ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• enyac-group / MaxEVA
  MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)
  ☆18Updated 10 months ago