Alternatives and similar repositories for T4

Users that are interested in T4 are comparing it to the libraries listed below

• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆25Updated last year
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆35Updated 2 years ago
• UCLA-VAST / heterohalide
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆15Updated 5 years ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆42Updated last year
• hanchenye / polyaie
  An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE
  ☆18Updated 3 years ago
• SwarmArch / sim
  ordspecsim: The Swarm architecture simulator
  ☆24Updated 2 years ago
• akothen / Hydride
  A retargetable and extensible synthesis-based compiler for modern hardware architectures
  ☆17Updated 2 months ago
• hkust-adsl / gass
  ☆40Updated 3 years ago
• cucapra / EventQueue
  EQueue Dialect
  ☆42Updated 4 years ago
• efeslab / lapidary
  Creating beautiful gem5 simulations
  ☆49Updated 4 years ago
• harvard-edge / Gables
  ☆15Updated 5 years ago
• seanzw / gem5-avx
  This adds partial support of AVX2 and AVX-512 to gem5.
  ☆15Updated 2 years ago
• PrincetonUniversity / SCAF
  A Speculation-Aware Collaborative Dependence Analysis Framework
  ☆28Updated last year
• milo168 / FPGA25_SAT_Accel
  FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository
  ☆14Updated 10 months ago
• he-actlab / polymath
  ☆22Updated 11 months ago
• mattsinc / heterosync
  HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs
  ☆31Updated last year
• dovedevic / blimp
  A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.
  ☆18Updated 3 years ago
• ychen306 / vegen
  ☆31Updated 3 years ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆119Updated 2 years ago
• sfu-arch / muir
  ☆24Updated 5 years ago
• illinois-impact / klap
  A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches
  ☆15Updated 6 years ago
• SwarmArch / chronos
  The Chronos FPGA Framework to accelerate ordered applications
  ☆22Updated 5 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆23Updated 3 years ago
• spcl / haystack
  Haystack is an analytical cache model that given a program computes the number of cache misses.
  ☆46Updated 6 years ago
• pnnl / COMET
  ☆41Updated 4 months ago
• parsa-epfl / qflex
  Quick & Flexible Rack-Scale Computer Architecture Simulator
  ☆53Updated this week
• pku-liang / popa
  A unified programming framework for high and portable performance across FPGAs and GPUs
  ☆11Updated 10 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 6 months ago
• PolyArch / stream-dataflow
  Public Release of Stream-Dataflow
  ☆14Updated 6 years ago
• sstsimulator / sst-elements
  SST Architectural Simulation Components and Libraries
  ☆113Updated this week