union-codesign / unionLinks
☆14Updated 3 years ago
Alternatives and similar repositories for union
Users that are interested in union are comparing it to the libraries listed below
Sorting:
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆28Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 4 months ago
- ☆33Updated 4 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- ☆25Updated last year
- ☆34Updated 5 months ago
- Heterogenous ML accelerator☆19Updated 4 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 9 months ago
- ☆11Updated 11 months ago
- ☆22Updated 6 months ago
- EQueue Dialect☆40Updated 3 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆37Updated last year
- ☆13Updated 3 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 4 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆16Updated 11 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 7 months ago
- ☆29Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- ☆36Updated 4 years ago
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆18Updated 4 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆27Updated last year
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago