union-codesign / unionLinks
☆14Updated 4 years ago
Alternatives and similar repositories for union
Users that are interested in union are comparing it to the libraries listed below
Sorting:
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- agile hardware-software co-design☆51Updated 3 years ago
- ☆28Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- ☆33Updated 4 years ago
- ☆22Updated 7 months ago
- ☆25Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆29Updated 3 years ago
- ☆11Updated 11 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- ☆35Updated 6 months ago
- ☆13Updated 3 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆28Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆38Updated last year
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆17Updated 11 months ago
- Heterogenous ML accelerator☆19Updated 5 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆15Updated 3 months ago
- ☆13Updated 3 years ago
- ☆27Updated 5 years ago
- ☆97Updated last year
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆52Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year