ONNC / onnc
Open Neural Network Compiler
☆517Updated last year
Alternatives and similar repositories for onnc:
Users that are interested in onnc are comparing it to the libraries listed below
- NVDLA SW☆490Updated 3 years ago
- ☆58Updated 2 years ago
- Documentation for NVDLA.☆244Updated 5 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆328Updated 8 months ago
- Representation and Reference Lowering of ONNX Models in MLIR Compiler Infrastructure☆797Updated this week
- Getting Started with Xilinx ML Suite☆336Updated 4 years ago
- ☆303Updated last month
- Virtual Platform for NVDLA☆141Updated 6 years ago
- ☆25Updated 7 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆322Updated this week
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆394Updated 7 years ago
- ☆340Updated last year
- umbrella project helps you to build up onnc from scratch☆22Updated 2 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆357Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆854Updated last month
- Open, Modular, Deep Learning Accelerator☆266Updated 9 months ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆224Updated 6 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆219Updated 4 years ago
- A scalable High-Level Synthesis framework on MLIR☆239Updated 8 months ago
- ☆402Updated this week
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆274Updated 7 months ago
- ☆154Updated last month
- CSV spreadsheets and other material for AI accelerator survey papers☆158Updated 11 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆198Updated 9 months ago
- MatMul Performance Benchmarks for a Single CPU Core comparing both hand engineered and codegen kernels.☆127Updated last year
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- An exploration of log domain "alternative floating point" for hardware ML/AI accelerators.☆391Updated last year
- ☆591Updated 4 years ago
- This is the top-level repository for the Accel-Sim framework.☆324Updated 2 months ago