JunningWu / AIChip
Aiming at an AI Chip based on RISC-V and NVDLA.
☆20Updated 7 years ago
Alternatives and similar repositories for AIChip:
Users that are interested in AIChip are comparing it to the libraries listed below
- ☆30Updated 2 years ago
- ☆44Updated 5 years ago
- ☆21Updated 6 years ago
- ☆70Updated 5 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆33Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- ☆30Updated last month
- ☆23Updated 3 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆16Updated 5 years ago
- This is Max's blog, something interesting in it.☆13Updated 2 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Updated 2 years ago
- 记录阅读各类paper的想法笔记(关注体系结构,机器学习系统,深度学习,计算机视觉)☆24Updated 5 years ago
- ☆28Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- ☆19Updated 5 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- A NVDLA Loadable Parser.☆10Updated 3 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago