JunningWu / AIChipLinks
Aiming at an AI Chip based on RISC-V and NVDLA.
☆20Updated 7 years ago
Alternatives and similar repositories for AIChip
Users that are interested in AIChip are comparing it to the libraries listed below
Sorting:
- ☆46Updated 5 years ago
- ☆33Updated 2 years ago
- ☆22Updated 7 years ago
- Eyeriss chip simulator☆38Updated 5 years ago
- ☆35Updated 6 years ago
- Tool for optimize CNN blocking☆93Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- This is Max's blog, something interesting in it.☆13Updated 2 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆231Updated 6 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- ☆29Updated 6 years ago
- ☆71Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last month
- This is an open CNN accelerator for everyone to use☆14Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆36Updated 7 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- A NVDLA Loadable Parser.☆12Updated 3 years ago
- ☆16Updated 6 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆229Updated 5 years ago
- ☆72Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆41Updated 2 years ago