icubecorp / nvdla_compiler
☆21Updated 6 years ago
Alternatives and similar repositories for nvdla_compiler:
Users that are interested in nvdla_compiler are comparing it to the libraries listed below
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 6 years ago
- ☆42Updated 5 years ago
- ☆30Updated last year
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 5 years ago
- Learn NVDLA by SOMNIA☆32Updated 5 years ago
- ☆16Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- ☆32Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆78Updated last year
- Caffe to VHDL☆66Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆14Updated 2 years ago
- ☆69Updated 4 years ago
- Accelerating DNN inference and training on Zynq☆15Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- ☆23Updated 3 years ago
- ☆42Updated 3 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- ☆35Updated 5 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago