icubecorp / nvdla_compilerLinks
☆22Updated 6 years ago
Alternatives and similar repositories for nvdla_compiler
Users that are interested in nvdla_compiler are comparing it to the libraries listed below
Sorting:
- ☆46Updated 5 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆163Updated 3 years ago
- ☆32Updated 2 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆145Updated 7 years ago
- ☆84Updated last year
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Updated 3 years ago
- ☆34Updated 6 years ago
- CMSIS DSP Library for PULPino microcontroller☆23Updated 7 years ago
- ☆16Updated 5 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆232Updated 7 months ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- OpenDLA for trying the demo and FPGA solution☆17Updated 3 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆160Updated 4 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 6 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆90Updated 6 years ago
- This is Max's blog, something interesting in it.☆13Updated 2 years ago
- ☆71Updated 5 years ago
- ☆60Updated 3 years ago
- A scalable Eyeriss model in SystemC.☆29Updated 2 years ago
- Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University☆98Updated 2 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆187Updated last year