☆22Oct 15, 2018Updated 7 years ago
Alternatives and similar repositories for nvdla_compiler
Users that are interested in nvdla_compiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆233Dec 18, 2018Updated 7 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 8 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆239Dec 22, 2025Updated 9 months ago
- Open Neural Network Compiler☆531Aug 22, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V ASIC design reference☆10May 8, 2018Updated 8 years ago
- FPGA accelerator on GNU Radio and Zynq SoC☆16Feb 23, 2017Updated 9 years ago
- ☆33Mar 6, 2023Updated 3 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 8 years ago
- IntLLaMA: A fast and light quantization solution for LLaMA☆19Jul 21, 2023Updated 3 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- ☆10Mar 11, 2018Updated 8 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆167Jan 16, 2022Updated 4 years ago
- Paper Collection of Deep Learning Hardware Accelerator☆17Jun 2, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- PyTorch implementation of MobileFaceNets☆19Feb 6, 2020Updated 6 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- ☆49Nov 18, 2019Updated 6 years ago
- ☆24Apr 5, 2022Updated 4 years ago
- The source code that empowers OpenROAD Cloud☆15Jun 29, 2020Updated 6 years ago
- ☆24Oct 7, 2021Updated 4 years ago
- Electrical and Computer Engineering Capstone☆11Jan 23, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆146Nov 16, 2017Updated 8 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 3 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- a playground for working with fully static tensors and automatic differentiation☆15Mar 18, 2021Updated 5 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Slides from 2021-12-15 talk, "TVM Developer Bootcamp – Writing Hardware Backends"☆11Jan 20, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ellipsoid method python code☆12Feb 12, 2024Updated 2 years ago
- Portrait segmentation in your web browser with ncnn and webassembly☆34Feb 27, 2023Updated 3 years ago
- This is a caffe implementation of ShuffleNet model☆15Mar 15, 2018Updated 8 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 10 years ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆20Jan 12, 2023Updated 3 years ago
- OpenGL ES 2.0 soft rendering pipeline implemented in C++.☆11Aug 15, 2019Updated 7 years ago
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆12Apr 17, 2018Updated 8 years ago