commit rtl and build cosim env
☆15Feb 15, 2024Updated 2 years ago
Alternatives and similar repositories for OpenC910_Modified
Users that are interested in OpenC910_Modified are comparing it to the libraries listed below
Sorting:
- commit rtl and build cosim env☆36Mar 29, 2024Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Readings in Computer Architectures☆17Dec 21, 2025Updated 3 months ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- System on Chip verified with UVM/OSVVM/FV☆33Feb 28, 2026Updated 3 weeks ago
- PCIE 5.0 Graduation project (Verification Team)☆102Jan 27, 2024Updated 2 years ago
- This repository contains sEMG Data of 13 subjects recorded with the Myo Armband.☆13Jan 8, 2022Updated 4 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- ☆20Nov 7, 2019Updated 6 years ago
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 4 years ago
- ☆11Apr 15, 2024Updated last year
- EMG sensor signal sampling and DSP filtering on an embedded STM32 board with he use of miosix RTOS☆10Mar 13, 2021Updated 5 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- design of a HD-SEMG system, using ads1298, Arduino DUE or STM32F407, INA333, AD8232 and multiple filter stages☆12Jul 4, 2024Updated last year
- ☆10Oct 30, 2024Updated last year
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- ☆56Jul 22, 2022Updated 3 years ago
- ☆34Feb 17, 2026Updated last month
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- Demo Sources for Learning Spinal HDL☆16Dec 5, 2022Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 4 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 7 months ago
- Chinese Translation for Bartosz Milewski's 'Category Theory for Programmers'. 《写给程序员的范畴论》中文翻译 欢迎 PR☆12Oct 4, 2024Updated last year
- Novel GUI Based UVM Testbench Template Builder☆151Apr 14, 2021Updated 4 years ago
- Optimizing the Deployment of Tiny Transformers on Low-Power MCUs☆33Sep 2, 2024Updated last year
- Just a Haskell wrapper for OpenAI API calls☆11Mar 2, 2023Updated 3 years ago
- BadgerTrap is a tool to instrument x86-64 TLB misses.☆13Nov 13, 2016Updated 9 years ago
- [Archived - See https://github.com/rustsbi/rustsbi/] RustSBI prototyper☆12Feb 16, 2025Updated last year
- ☆21Jun 17, 2014Updated 11 years ago
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆20Mar 8, 2020Updated 6 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- (elastic) cuckoo hashing☆16Jun 20, 2020Updated 5 years ago