fangyzh26 / FIFO
包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)
☆20Updated 2 years ago
Alternatives and similar repositories for FIFO:
Users that are interested in FIFO are comparing it to the libraries listed below
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- Maven Silicon Project☆17Updated 6 years ago
- ☆25Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- DDR3 function verification environment in UVM☆23Updated 7 years ago
- ☆19Updated 2 years ago
- AXI Interconnect☆47Updated 3 years ago
- ☆9Updated 4 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆12Updated 3 years ago
- ☆18Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆19Updated 8 months ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- ☆17Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- Sample UVM code for axi ram dut☆31Updated 3 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- ☆14Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆22Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago