fangyzh26 / FIFO
包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）
☆20Updated 2 years ago
Alternatives and similar repositories for FIFO:
Users that are interested in FIFO are comparing it to the libraries listed below
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- ☆19Updated 2 years ago
- ☆25Updated 3 years ago
- ☆9Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- AXI Interconnect☆47Updated 3 years ago
- Maven Silicon Project☆17Updated 6 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 3 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- ☆17Updated 10 years ago
- ☆18Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 2 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆20Updated 9 months ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆13Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- ☆50Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆15Updated last year
- Verification IP for APB protocol☆62Updated 4 years ago
- Verification IP for APB protocol☆26Updated 4 years ago
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆20Updated 2 months ago