fangyzh26 / FIFO
包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）
☆20Updated 2 years ago
Alternatives and similar repositories for FIFO
Users that are interested in FIFO are comparing it to the libraries listed below
Sorting:
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆11Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆19Updated 2 years ago
- ☆19Updated 2 years ago
- ☆25Updated 4 years ago
- ☆15Updated 2 years ago
- ☆10Updated 4 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- AXI Interconnect☆49Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆40Updated 3 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆21Updated 10 months ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- Maven Silicon Project☆17Updated 6 years ago
- Sample UVM code for axi ram dut☆32Updated 3 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- ☆36Updated 9 years ago
- ☆40Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 3 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆36Updated 8 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Verification IP for SPI protocol☆17Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago