包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）
☆23Nov 7, 2022Updated 3 years ago
Alternatives and similar repositories for FIFO
Users that are interested in FIFO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11May 8, 2022Updated 3 years ago
- General purpose IO port with AXI4-Lite interface☆10Feb 7, 2025Updated last year
- ☆10Nov 4, 2022Updated 3 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Deutsch Language Tool Kit☆12Aug 31, 2015Updated 10 years ago
- ☆18Jun 19, 2021Updated 4 years ago
- 4通道CMOS相机上位机项目描述：硬件FPGA进行CMOS图像采集，通过网络传输数据，然后在PC上实现4通道CMOS图像显示；上位机可以通过界面操作完成对相机的控制。☆28Jul 21, 2018Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 4 years ago
- Maven Silicon Project☆19Oct 13, 2018Updated 7 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆76Mar 21, 2024Updated 2 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆35Apr 11, 2022Updated 3 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Apr 19, 2022Updated 3 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- 《鱼声FM》是一款以发现音乐为核心的跨平台音乐软件，音乐类型主要偏纯音乐、后摇滚、电子乐、国风音乐等，如果你喜欢主要面向喜欢「鱼声音乐精选」公众号推荐的音乐，那么这个软件会让你发现更多宝藏音乐。☆27Jun 13, 2022Updated 3 years ago
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- SystemVerilog for Verification A Guide to Learning the Testbench Language Features Third Edition中文翻译☆20Jan 10, 2022Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Files associated with Digital Integrated Circuits (ecen4303) at Oklahoma State University☆10Dec 7, 2023Updated 2 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Nov 14, 2022Updated 3 years ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆55Feb 18, 2022Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Mar 8, 2026Updated 2 weeks ago
- ☆14Aug 10, 2023Updated 2 years ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆26Jan 14, 2026Updated 2 months ago