fangyzh26 / FIFOLinks
包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）
☆23Updated 3 years ago
Alternatives and similar repositories for FIFO
Users that are interested in FIFO are comparing it to the libraries listed below
Sorting:
- ☆26Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Updated 6 years ago
- UVM Testbench for synchronus fifo☆19Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Updated 3 years ago
- commit rtl and build cosim env☆15Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆15Updated 3 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15Updated 4 years ago
- ☆11Updated 5 years ago
- Maven Silicon Project☆20Updated 7 years ago
- ☆11Updated 3 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆20Updated 10 months ago
- 异步FIFO的内部实现☆25Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆20Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Updated 3 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Updated 3 years ago
- AXI4 with a FIFO integrated with VIP☆22Updated last year
- RTL code of some arbitration algorithm☆15Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Updated 7 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 13 years ago
- Verification IP for SPI protocol☆20Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Updated 6 years ago
- ☆20Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- ☆12Updated 10 years ago