fangyzh26 / FIFOLinks
包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）
☆23Updated 3 years ago
Alternatives and similar repositories for FIFO
Users that are interested in FIFO are comparing it to the libraries listed below
Sorting:
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 6 years ago
- ☆10Updated 5 years ago
- ☆26Updated 4 years ago
- 异步FIFO的内部实现☆25Updated 7 years ago
- ☆17Updated 10 years ago
- ☆20Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Updated 3 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- AXI Interconnect☆54Updated 4 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆14Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 11 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆15Updated 3 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆36Updated 3 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆18Updated 8 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 7 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆18Updated 11 years ago
- UVM Testbench for synchronus fifo☆19Updated 5 years ago
- ☆12Updated 10 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆29Updated last year
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 13 years ago
- Verification IP for SPI protocol☆20Updated 5 years ago
- commit rtl and build cosim env☆15Updated last year
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆31Updated 10 months ago
- Maven Silicon Project☆19Updated 7 years ago
- RTL code of some arbitration algorithm☆15Updated 6 years ago
- ☆11Updated 3 years ago