fangyzh26 / FIFOLinks
包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）
☆21Updated 2 years ago
Alternatives and similar repositories for FIFO
Users that are interested in FIFO are comparing it to the libraries listed below
Sorting:
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 4 years ago
- ☆26Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- commit rtl and build cosim env☆15Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆17Updated 10 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- ☆20Updated 2 years ago
- ☆20Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- AXI Interconnect☆52Updated 4 years ago
- UVM Testbench for synchronus fifo☆17Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆26Updated 7 months ago
- YSYX RISC-V Project NJU Study Group☆16Updated 8 months ago
- Maven Silicon Project☆19Updated 6 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆10Updated 2 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 5 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- ☆11Updated 3 years ago
- ☆10Updated 5 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ☆12Updated 9 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆13Updated 6 years ago