shalan / Chameleon_SoCLinks
AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
☆14Updated 5 months ago
Alternatives and similar repositories for Chameleon_SoC
Users that are interested in Chameleon_SoC are comparing it to the libraries listed below
Sorting:
- Extended and external tests for Verilator testing☆16Updated last week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- SystemVerilog FSM generator☆32Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆17Updated 10 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Generic AXI master stub☆19Updated 11 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- WISHBONE Interconnect☆11Updated 7 years ago
- ☆14Updated 5 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- SystemC to Verilog Synthesizable Subset Translator☆10Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 4 months ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Wishbone SATA Controller☆19Updated 3 months ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 2 months ago
- Advanced Debug Interface☆15Updated 7 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago