shalan / Chameleon_SoCLinks
AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
☆14Updated 6 months ago
Alternatives and similar repositories for Chameleon_SoC
Users that are interested in Chameleon_SoC are comparing it to the libraries listed below
Sorting:
- Extended and external tests for Verilator testing☆16Updated last month
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- UART cocotb module☆11Updated 4 years ago
- ☆10Updated 3 years ago
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ☆14Updated 7 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- SystemC to Verilog Synthesizable Subset Translator☆12Updated 2 years ago
- ☆19Updated 11 years ago
- SystemVerilog FSM generator☆32Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- Universal Advanced JTAG Debug Interface☆16Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- LibreSilicon's Standard Cell Library Generator☆20Updated 2 weeks ago
- Various low power labs using sky130☆13Updated 4 years ago
- ☆30Updated last month
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- ☆17Updated 11 months ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- A padring generator for ASICs☆25Updated 2 years ago
- ☆15Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago