shalan / Chameleon_SoCLinks
AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
☆13Updated 2 months ago
Alternatives and similar repositories for Chameleon_SoC
Users that are interested in Chameleon_SoC are comparing it to the libraries listed below
Sorting:
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- ☆13Updated 5 years ago
- ☆18Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆36Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- SGMII☆12Updated 10 years ago
- ☆16Updated 7 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- ☆14Updated 3 years ago
- ☆33Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 9 months ago
- APB UVC ported to Verilator☆11Updated last year
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week