Synthesizable and Parameterized Cache Controller in Verilog
☆45Jun 13, 2023Updated 2 years ago
Alternatives and similar repositories for 2-way-Set-Associative-Cache-Controller
Users that are interested in 2-way-Set-Associative-Cache-Controller are comparing it to the libraries listed below
Sorting:
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 9 years ago
- Various caches written in Verilog-HDL☆128Apr 24, 2015Updated 10 years ago
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- Two Level Cache Controller implementation in Verilog HDL☆58Jul 9, 2020Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- ☆14Feb 24, 2025Updated last year
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 6 years ago
- Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog☆20Mar 11, 2021Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Simple cache design implementation in verilog☆55Nov 20, 2023Updated 2 years ago
- ☆18Jun 3, 2019Updated 6 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆53Aug 5, 2018Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- Verification IP for UART protocol☆23Aug 3, 2020Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 6 years ago
- Verilog Configurable Cache☆192Feb 26, 2026Updated last week
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆25Jun 25, 2018Updated 7 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago