ideas and eda software for vlsi design
☆51Sep 17, 2026Updated last week
Alternatives and similar repositories for vlsistuff
Users that are interested in vlsistuff are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Data Science Foundations: Python Scientific Stack☆11Jun 2, 2022Updated 4 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Advanced Python (German)☆10Sep 5, 2023Updated 3 years ago
- This is a repository for the LinkedIn Learning course GitHub Essential Training: The Basics☆13Aug 1, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆18Sep 2, 2020Updated 6 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆43Sep 13, 2026Updated 2 weeks ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 4 years ago
- Fusesoc compatible rtl cores☆18Sep 9, 2026Updated 2 weeks ago
- This is a repository for the LinkedIn Learning course Python Challenge Projects☆14Jun 26, 2023Updated 3 years ago
- ☆24Jun 17, 2014Updated 12 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 7 years ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆44Sep 10, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTLMeter benchmark suite☆33Sep 18, 2026Updated last week
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last week
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆45Jun 16, 2025Updated last year
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- The UVM written in Python☆18Updated this week
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- FPU Generator☆21Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Netlist API (and more) for EDA flow development☆163Updated this week
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆148Sep 17, 2026Updated last week
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆15Aug 30, 2023Updated 3 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆29Feb 24, 2026Updated 7 months ago
- This is a repository for the LinkedIn Learning course GitHub Codespaces for Students☆15Aug 7, 2024Updated 2 years ago
- Practice It: Python Data Structures☆17Nov 9, 2022Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆41Dec 4, 2020Updated 5 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆20Aug 3, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- This is the LinkedIn Learning repository for Level Up: Python Data Acquisitions, Prep, & EDA.☆16Mar 4, 2025Updated last year
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Verification Excellence Knowledge Sharing☆23Jul 14, 2014Updated 12 years ago
- ☆28Sep 17, 2026Updated last week
- This repo is for the Linkedin Learning course: Testing Python Data Science Code☆21Sep 26, 2025Updated last year
- This is a LinkedIn Learning repo for Data Science Foundations: Python Scientific Stack.☆23Aug 18, 2025Updated last year