ideas and eda software for vlsi design
☆51Nov 3, 2026Updated this week
Alternatives and similar repositories for vlsistuff
Users that are interested in vlsistuff are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆23Updated this week
- Data Science Foundations: Python Scientific Stack☆11Jun 2, 2022Updated 4 years ago
- This repo contains the scripts that are used to model and optimize an optical receiver.☆12Jun 4, 2024Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- A standalone structural (gate-level) verilog parser☆44Oct 12, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- personal practice☆11Sep 18, 2026Updated last month
- RTLMeter benchmark suite☆34Updated this week
- ☆18Sep 2, 2020Updated 6 years ago
- Advanced Python (German)☆10Sep 5, 2023Updated 3 years ago
- Verilog HDL code and documentation for pipelined RISC-V processors designed as a minor project by a team of 4. Includes testbench files, …☆11Nov 23, 2023Updated 2 years ago
- This is a repository for the LinkedIn Learning course GitHub Essential Training: The Basics☆13Aug 1, 2023Updated 3 years ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 4 years ago
- Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas☆10Sep 25, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆169Updated this week
- Fusesoc compatible rtl cores☆18Sep 9, 2026Updated last month
- This is a repository for the LinkedIn Learning course Python Challenge Projects☆14Jun 26, 2023Updated 3 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 7 years ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- ☆26Jun 17, 2014Updated 12 years ago
- Open Source VLSI library characterizer☆10Jul 7, 2026Updated 3 months ago
- FPU Generator☆21Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- MCP server for AI agents to explore SystemVerilog, Verilog and VHDL (beta) designs: trace connectivity, walk hierarchy, jump to source - …☆22Updated this week
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- ☆25Aug 9, 2026Updated 2 months ago
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- The UVM written in Python☆18Updated this week
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- A website and Python library for determining if two logical statements are equivalent. Uses VHDL syntax and logical operators.☆14Feb 24, 2022Updated 4 years ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆15Aug 30, 2023Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a repository for the LinkedIn Learning course GitHub Codespaces for Students☆16Aug 7, 2024Updated 2 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- Digital Design Equivalence Checking☆114Updated this week
- ☆15Feb 6, 2025Updated last year
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago