ideas and eda software for vlsi design
☆51Feb 6, 2026Updated last month
Alternatives and similar repositories for vlsistuff
Users that are interested in vlsistuff are comparing it to the libraries listed below
Sorting:
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- ☆11May 31, 2016Updated 9 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated last week
- The UVM written in Python☆17Dec 26, 2025Updated 2 months ago
- Advanced Python (German)☆10Sep 5, 2023Updated 2 years ago
- This is a repository for the LinkedIn Learning course GitHub Essential Training: The Basics☆13Aug 1, 2023Updated 2 years ago
- Data Science Foundations: Python Scientific Stack☆11Jun 2, 2022Updated 3 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- ☆22Jun 23, 2024Updated last year
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated 2 weeks ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆13Jul 11, 2018Updated 7 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- This is the LinkedIn Learning repository for Level Up: Python Data Acquisitions, Prep, & EDA.☆15Mar 4, 2025Updated last year
- This is a repository for the LinkedIn Learning course Python Challenge Projects☆13Jun 26, 2023Updated 2 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆33Updated this week
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆47Mar 11, 2024Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆16May 10, 2019Updated 6 years ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 3 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆14Aug 30, 2023Updated 2 years ago