greenblat / vlsistuff
ideas and eda software for vlsi design
☆50Updated last week
Alternatives and similar repositories for vlsistuff:
Users that are interested in vlsistuff are comparing it to the libraries listed below
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆120Updated 2 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆59Updated 3 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆65Updated 6 months ago
- Introductory course into static timing analysis (STA).☆90Updated last week
- Running Python code in SystemVerilog☆68Updated 9 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆133Updated this week
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆57Updated 3 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆113Updated last year
- An example Python-based MDV testbench for apbi2c core☆30Updated 9 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 7 months ago
- Announcements related to Verilator☆39Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆103Updated 3 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆44Updated 4 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆59Updated 2 weeks ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆36Updated 8 years ago
- SystemVerilog modules and classes commonly used for verification☆47Updated 3 months ago
- ☆26Updated last year
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- Ethernet interface modules for Cocotb☆63Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 11 months ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆74Updated 4 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆38Updated 3 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago