raymondrc / riscv-isa-extension-for-SM4Links
RISC-V instruction set extensions for SM4 block cipher
☆20Updated 5 years ago
Alternatives and similar repositories for riscv-isa-extension-for-SM4
Users that are interested in riscv-isa-extension-for-SM4 are comparing it to the libraries listed below
Sorting:
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆53Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- ☆13Updated 10 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- opensource crypto IP core☆27Updated 4 years ago
- ☆16Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated this week
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆45Updated 10 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- ☆20Updated 2 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆48Updated 6 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 8 months ago
- Verilog Implementation of SM4 s-box☆20Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- ☆30Updated 2 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- commit rtl and build cosim env☆15Updated last year
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆17Updated 10 years ago