raymondrc / riscv-isa-extension-for-SM4View external linksLinks
RISC-V instruction set extensions for SM4 block cipher
☆21Mar 6, 2020Updated 5 years ago
Alternatives and similar repositories for riscv-isa-extension-for-SM4
Users that are interested in riscv-isa-extension-for-SM4 are comparing it to the libraries listed below
Sorting:
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 7 years ago
- Verilog Implementation of SM4 s-box☆22Jun 24, 2019Updated 6 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆52Aug 5, 2018Updated 7 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- ☆11Apr 29, 2022Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- masked, bit-sliced AES-128 demo code☆14Jan 10, 2025Updated last year
- git clone of http://code.google.com/p/axi-bfm/☆19May 21, 2013Updated 12 years ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Feb 4, 2021Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Dec 1, 2019Updated 6 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- GM/T serial standards implementations☆18Mar 11, 2022Updated 3 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- A verilog parser☆19Apr 12, 2024Updated last year
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- 不依赖第三方库实现国密SM2、SM3、SM4算法☆49Jul 30, 2023Updated 2 years ago
- ☆25Mar 25, 2019Updated 6 years ago
- ☆25Mar 19, 2021Updated 4 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Apr 11, 2020Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆26Jan 11, 2019Updated 7 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago