sunyata000 / AMY_MCULinks
A MCU implementation based PODES-M0O
☆18Updated 5 years ago
Alternatives and similar repositories for AMY_MCU
Users that are interested in AMY_MCU are comparing it to the libraries listed below
Sorting:
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆16Updated 6 years ago
- ☆55Updated 2 years ago
- ☆10Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- commit rtl and build cosim env☆15Updated last year
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- ☆20Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- ☆36Updated 9 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- ☆29Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- ☆20Updated 5 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago