sunyata000 / AMY_MCULinks
A MCU implementation based PODES-M0O
☆18Updated 5 years ago
Alternatives and similar repositories for AMY_MCU
Users that are interested in AMY_MCU are comparing it to the libraries listed below
Sorting:
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆52Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆28Updated 4 years ago
- ☆21Updated 5 years ago
- ☆16Updated 6 years ago
- ☆10Updated 4 years ago
- ☆64Updated 2 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- commit rtl and build cosim env☆15Updated last year
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- ☆36Updated 9 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- ☆29Updated last month
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- ☆20Updated 2 years ago