sunyata000 / AMY_MCU
A MCU implementation based PODES-M0O
☆18Updated 5 years ago
Alternatives and similar repositories for AMY_MCU:
Users that are interested in AMY_MCU are comparing it to the libraries listed below
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆43Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆15Updated 2 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- ☆26Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆9Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- ☆16Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆31Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- ☆19Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- commit rtl and build cosim env☆14Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 8 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- ☆21Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated last month
- 异步FIFO的内部实现☆24Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago