sunyata000 / AMY_MCUView external linksLinks
A MCU implementation based PODES-M0O
☆19Jan 31, 2020Updated 6 years ago
Alternatives and similar repositories for AMY_MCU
Users that are interested in AMY_MCU are comparing it to the libraries listed below
Sorting:
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated last year
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- AXI-4 RAM Tester Component☆20Aug 5, 2020Updated 5 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- A Collection of Parallel Algorithms for Computational Geometry☆12Mar 10, 2022Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Implementation of the PCIe physical layer☆60Jul 11, 2025Updated 7 months ago
- RTL Verilog library for various DSP modules☆94Feb 17, 2022Updated 3 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- ☆70Aug 30, 2022Updated 3 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆57Mar 11, 2018Updated 7 years ago
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- ☆24Apr 18, 2021Updated 4 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- Documents for ARM☆35May 8, 2025Updated 9 months ago
- ☆34Mar 10, 2021Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆119Jul 29, 2021Updated 4 years ago