srohit0 / CORDIC
CORDIC VLSI-IP for deep learning activation functions
☆14Updated 5 years ago
Alternatives and similar repositories for CORDIC:
Users that are interested in CORDIC are comparing it to the libraries listed below
- FFT implementation using CORDIC algorithm written in Verilog.☆30Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆13Updated last year
- ☆21Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- ☆19Updated 2 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- SoC Based on ARM Cortex-M3☆28Updated 2 weeks ago
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 8 months ago
- A 32 point radix-2 FFT module written in Verilog☆22Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 8 months ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- ☆25Updated 3 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- ☆19Updated 5 years ago
- ☆9Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- ☆16Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Pipelined FFT/IFFT 64 points processor☆12Updated 10 years ago