srohit0 / CORDICLinks
CORDIC VLSI-IP for deep learning activation functions
☆15Updated 6 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below
Sorting:
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆19Updated 11 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- ☆26Updated 4 years ago
- ☆20Updated 2 years ago
- ☆12Updated 9 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- NoC based MPSoC☆11Updated 11 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last week
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 4 months ago
- ☆21Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆20Updated 11 months ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated last month
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 4 months ago