srohit0 / CORDICLinks
CORDIC VLSI-IP for deep learning activation functions
☆15Updated 5 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below
Sorting:
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- ☆20Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 weeks ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- ☆10Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- ☆28Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- ☆21Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year