srohit0 / CORDICLinks
CORDIC VLSI-IP for deep learning activation functions
☆15Updated 5 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below
Sorting:
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- ☆20Updated 2 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 3 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- SoC Based on ARM Cortex-M3☆32Updated last month
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Verilog RTL Design☆40Updated 3 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆25Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago