srohit0 / CORDICLinks
CORDIC VLSI-IP for deep learning activation functions
☆15Updated 6 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below
Sorting:
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- ☆19Updated 11 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆24Updated this week
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆30Updated 5 years ago
- ☆30Updated this week
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- NoC based MPSoC☆11Updated 11 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆18Updated 9 years ago
- Router 1 x 3 verilog implementation☆14Updated 4 years ago
- ☆10Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Direct Access Memory for MPSoC☆13Updated 5 months ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆19Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 7 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year