CORDIC VLSI-IP for deep learning activation functions
☆15Jul 13, 2019Updated 6 years ago
Alternatives and similar repositories for CORDIC
Users that are interested in CORDIC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 9 years ago
- VGA LCD Core (OpenCores)☆14May 22, 2018Updated 7 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- An implementation of the CORDIC algorithm in Verilog.☆109Nov 19, 2018Updated 7 years ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- PYNQ for Zybo board☆13Jan 30, 2026Updated last month
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- Daily Updates & Push Notifications Sample (using Actions SDK) in Node.js☆13Oct 17, 2019Updated 6 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- This dataset has 10 food categories, with 5,000 images. For each class, 125 manually reviewed test images are provided as well as 375 tra…☆11Jun 22, 2019Updated 6 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Selected Graph Algorithms☆12Jul 31, 2019Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- PYNQ-Based MNIST with Tensorflow Lite☆21Feb 21, 2025Updated last year
- This is a learning tool for junior/senior level electrical engineering students to get a better understanding of OFDM communication throu…☆18Feb 18, 2025Updated last year
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆17Jul 4, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Booth encoded Wallace tree multiplier☆17May 24, 2018Updated 7 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- tinyml library for Arduino☆16Aug 17, 2021Updated 4 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Mar 26, 2017Updated 9 years ago
- AHB3-Lite to Wishbone Bridge☆13Mar 26, 2019Updated 7 years ago
- A wishbone controlled PWM (audio) controller☆18Jan 16, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- The source codes of the fast x86 LDPC decoder published☆29Oct 1, 2020Updated 5 years ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆16Jan 4, 2020Updated 6 years ago
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 10 years ago
- ☆22Jan 9, 2024Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago