abdelazeem201 / SoC-Implementation-of-OpenMSP430-MicrocontrollerLinks
The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 microcontroller family. Due to its characteristics, the openMSP430 was selected to integrate the System on Chip (SOC). This open-core, that will be implemented as an Application Specific Integrated Circuit (ASIC…
☆16Updated 3 years ago
Alternatives and similar repositories for SoC-Implementation-of-OpenMSP430-Microcontroller
Users that are interested in SoC-Implementation-of-OpenMSP430-Microcontroller are comparing it to the libraries listed below
Sorting:
- To design test bench of the APB protocol☆17Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆41Updated 3 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆32Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Updated 4 years ago
- RTL Design and Verification☆17Updated 5 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- Verilog RTL Design☆46Updated 4 years ago
- ☆21Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- ☆23Updated 6 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- A simple DDR3 memory controller☆61Updated 3 years ago
- APB Logic☆22Updated 2 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆16Updated 2 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- A library of verilog and vhdl modules☆15Updated 7 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆17Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- ☆14Updated 2 years ago
- Various low power labs using sky130☆13Updated 4 years ago
- SoC Based on ARM Cortex-M3☆36Updated 8 months ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Updated 5 years ago
- Structured UVM Course☆58Updated 2 years ago