Delta-Sigma modulator (DSM) for fractional phase locked loop.
☆34May 28, 2021Updated 4 years ago
Alternatives and similar repositories for Delta-Sigma-Modulator
Users that are interested in Delta-Sigma-Modulator are comparing it to the libraries listed below
Sorting:
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 11 months ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆71Apr 9, 2018Updated 7 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Apr 19, 2022Updated 3 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- RTL Verilog library for various DSP modules☆95Feb 17, 2022Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- All Digital Phase-Locked Loop (ADPLL)☆27Jan 16, 2024Updated 2 years ago
- A Python parser for hSpice output files and documentation of the hSpice output file format☆22Jan 5, 2026Updated 2 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆55Feb 14, 2026Updated 2 weeks ago
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆46Nov 6, 2020Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆95Sep 1, 2019Updated 6 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆182Oct 6, 2025Updated 5 months ago
- Phase locked loop algorithm implemented for grid synchronization.☆24May 18, 2022Updated 3 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆35May 3, 2020Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆117Jan 18, 2024Updated 2 years ago
- ☆27Apr 13, 2022Updated 3 years ago
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆78Apr 11, 2022Updated 3 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆81Jun 12, 2023Updated 2 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41May 22, 2025Updated 9 months ago
- Cadence Virtuoso Design Management System☆36Nov 13, 2022Updated 3 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆177Aug 8, 2025Updated 6 months ago
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆14Dec 25, 2023Updated 2 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆118Nov 21, 2025Updated 3 months ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago