Starrynightzyq / Delta-Sigma-Modulator
Delta-Sigma modulator (DSM) for fractional phase locked loop.
☆24Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Delta-Sigma-Modulator
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆13Updated 3 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆12Updated 8 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆29Updated 6 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆46Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆25Updated 3 years ago
- All digital PLL☆24Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆41Updated 2 years ago
- Must-have verilog systemverilog modules☆25Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆20Updated 4 years ago
- UART -> AXI Bridge☆55Updated 3 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆18Updated 7 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆25Updated 8 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- Some useful documents of Synopsys☆46Updated 3 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆13Updated 3 years ago
- CORDIC VLSI-IP for deep learning activation functions☆13Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- RTL Verilog library for various DSP modules☆83Updated 2 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆45Updated 6 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆29Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- ☆33Updated 9 years ago
- AXI Interconnect☆45Updated 3 years ago