Starrynightzyq / Delta-Sigma-Modulator
Delta-Sigma modulator (DSM) for fractional phase locked loop.
☆27Updated 3 years ago
Alternatives and similar repositories for Delta-Sigma-Modulator:
Users that are interested in Delta-Sigma-Modulator are comparing it to the libraries listed below
- All digital PLL☆28Updated 7 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆66Updated last year
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆55Updated 6 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆13Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆48Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 3 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆14Updated last year
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- Verilog RTL Design☆32Updated 3 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆63Updated last year
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 5 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆152Updated 4 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆51Updated 4 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆30Updated 6 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆32Updated 3 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- SPI interface connect to APB BUS with Verilog HDL☆28Updated 3 years ago
- Python library for SerDes modelling☆66Updated 8 months ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆48Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆63Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago