Delta-Sigma modulator (DSM) for fractional phase locked loop.
☆36May 28, 2021Updated 5 years ago
Alternatives and similar repositories for Delta-Sigma-Modulator
Users that are interested in Delta-Sigma-Modulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 4 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆16Apr 14, 2026Updated 4 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆74Apr 9, 2018Updated 8 years ago
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆48Nov 6, 2020Updated 5 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal.☆41Aug 15, 2020Updated 6 years ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 6 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆17Apr 25, 2020Updated 6 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆95Jun 12, 2023Updated 3 years ago
- All Digital Phase-Locked Loop (ADPLL)☆39Jan 16, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- ☆34Apr 13, 2022Updated 4 years ago
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- All digital PLL☆29Dec 19, 2017Updated 8 years ago
- Code for the paper: Network Decoupling: From Regular to Depthwise Separable Convolutions☆13Dec 9, 2018Updated 7 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆138Jun 10, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OTFS Modulation FPGA Implementation (Verilog Version)☆16Mar 25, 2025Updated last year
- Cadence Virtuoso Design Management System☆39Nov 13, 2022Updated 3 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆13Jul 8, 2019Updated 7 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- A collection of phase locked loop (PLL) related projects☆122Jan 18, 2024Updated 2 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆171Jul 7, 2026Updated last month
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Jul 23, 2026Updated 3 weeks ago
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆85Apr 11, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆225Jun 19, 2026Updated last month
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆20Mar 8, 2020Updated 6 years ago
- All-Digital Phase-Locked Loops (ADPLL) code in High Speed Integrated Circuit Hardware Description Language (VHDL) for a Field Programmabl…☆13Oct 20, 2025Updated 9 months ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Phase locked loop algorithm implemented for grid synchronization.☆24May 18, 2022Updated 4 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆228Oct 6, 2025Updated 10 months ago
- A Real-Time Wave Digital Filter Library for Matlab☆21Jun 18, 2017Updated 9 years ago