Starrynightzyq / Delta-Sigma-Modulator
Delta-Sigma modulator (DSM) for fractional phase locked loop.
☆28Updated 3 years ago
Alternatives and similar repositories for Delta-Sigma-Modulator
Users that are interested in Delta-Sigma-Modulator are comparing it to the libraries listed below
Sorting:
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆61Updated 7 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- All digital PLL☆28Updated 7 years ago
- Verilog RTL Design☆37Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆13Updated 4 years ago
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- Python library for SerDes modelling☆69Updated 9 months ago
- ☆12Updated 10 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- A python3 gm/ID starter kit☆47Updated 8 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- ☆41Updated 3 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆10Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆137Updated 2 months ago
- Read Spectre PSF files☆62Updated last month
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆27Updated 6 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆159Updated 6 months ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆32Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- ☆12Updated 3 years ago
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year