Starrynightzyq / Delta-Sigma-Modulator
Delta-Sigma modulator (DSM) for fractional phase locked loop.
☆26Updated 3 years ago
Alternatives and similar repositories for Delta-Sigma-Modulator:
Users that are interested in Delta-Sigma-Modulator are comparing it to the libraries listed below
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆13Updated 3 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆51Updated 6 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆42Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆40Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆62Updated last year
- Verilog RTL Design☆31Updated 3 years ago
- All digital PLL☆27Updated 7 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆13Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆31Updated 3 years ago
- RTL Verilog library for various DSP modules☆84Updated 3 years ago
- AHB Bus lite v3.0☆15Updated 5 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆25Updated 5 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 10 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆67Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆50Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆54Updated 10 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆10Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆27Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆30Updated 6 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆13Updated 8 years ago
- I2C Master and Slave☆32Updated 9 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆69Updated 2 years ago
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆145Updated 3 months ago
- fpga i2c slave verilog hdl rtl☆12Updated 9 years ago