Starrynightzyq / Delta-Sigma-Modulator
Delta-Sigma modulator (DSM) for fractional phase locked loop.
☆27Updated 3 years ago
Alternatives and similar repositories for Delta-Sigma-Modulator:
Users that are interested in Delta-Sigma-Modulator are comparing it to the libraries listed below
- All digital PLL☆28Updated 7 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆60Updated 7 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆68Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆13Updated 4 years ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆81Updated this week
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆153Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆136Updated last month
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- Python library for SerDes modelling☆68Updated 9 months ago
- configurable cordic core in verilog☆49Updated 10 years ago
- Static Timing Analysis Full Course☆52Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆58Updated last year
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- Verilog RTL Design☆34Updated 3 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆68Updated last year
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆13Updated 8 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆49Updated 3 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆31Updated 6 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆32Updated 4 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆17Updated 5 years ago