Delta-Sigma modulator (DSM) for fractional phase locked loop.
☆35May 28, 2021Updated 5 years ago
Alternatives and similar repositories for Delta-Sigma-Modulator
Users that are interested in Delta-Sigma-Modulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated last year
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 4 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆73Apr 9, 2018Updated 8 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL Verilog library for various DSP modules☆98Feb 17, 2022Updated 4 years ago
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆48Nov 6, 2020Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆37May 3, 2020Updated 6 years ago
- ☆30Apr 13, 2022Updated 4 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- All Digital Phase-Locked Loop (ADPLL)☆35Jan 16, 2024Updated 2 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆56Apr 9, 2026Updated 2 months ago
- I2S to S/PDIF conversion on SiPeed Tang Nano (GOWIN GW1N-LV1) which aims to convert Nintendo Switch's internal I2S signal.☆39Aug 15, 2020Updated 5 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆91Jun 12, 2023Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆97Sep 1, 2019Updated 6 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆216Oct 6, 2025Updated 8 months ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆13Apr 14, 2026Updated 2 months ago
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A collection of phase locked loop (PLL) related projects☆121Jan 18, 2024Updated 2 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Basic Simulink Blocks for modeling CDRs and PLLs☆16Apr 25, 2020Updated 6 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆81Apr 11, 2022Updated 4 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆164May 28, 2026Updated 3 weeks ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆192Aug 8, 2025Updated 10 months ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Phase locked loop algorithm implemented for grid synchronization.☆24May 18, 2022Updated 4 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL to GDS via Cadence Tools☆17May 17, 2022Updated 4 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- A Python parser for hSpice output files and documentation of the hSpice output file format☆26Mar 25, 2026Updated 2 months ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- ☆22Jun 17, 2014Updated 12 years ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆42Updated this week
- ☆37Dec 10, 2023Updated 2 years ago