nand2mario / ddr3-tang-primer-20kLinks
DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
☆59Updated 2 years ago
Alternatives and similar repositories for ddr3-tang-primer-20k
Users that are interested in ddr3-tang-primer-20k are comparing it to the libraries listed below
Sorting:
- Basic USB 1.1 Host Controller for small FPGAs☆93Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Portable HyperRAM controller☆59Updated 9 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆79Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Demo projects for various Kintex FPGA boards☆61Updated 3 months ago
- MIPI DSI controller☆79Updated 3 years ago
- Tools for FPGA development.☆48Updated last month
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Master-thesis-final☆19Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 weeks ago
- A complete HDMI transmitter implementation in VHDL☆22Updated 2 months ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 7 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆28Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- ☆20Updated last month
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆38Updated last year
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆32Updated 6 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- ☆34Updated last year