nand2mario / ddr3-tang-primer-20kLinks
DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
☆66Updated 2 years ago
Alternatives and similar repositories for ddr3-tang-primer-20k
Users that are interested in ddr3-tang-primer-20k are comparing it to the libraries listed below
Sorting:
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆83Updated last year
- Portable HyperRAM controller☆61Updated last year
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆85Updated 3 years ago
- Master-thesis-final☆19Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Wishbone interconnect utilities☆43Updated this week
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆67Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Demo projects for various Kintex FPGA boards☆65Updated 7 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 3 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 10 months ago
- MIPI DSI controller☆80Updated 3 years ago
- Tools for FPGA development.☆49Updated 4 months ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 6 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last week
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆34Updated 7 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 7 years ago
- Nitro USB FPGA core☆85Updated last year
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆150Updated 9 months ago