nand2mario / ddr3-tang-primer-20k
DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
☆48Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ddr3-tang-primer-20k
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆61Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆76Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆71Updated 7 months ago
- Wishbone interconnect utilities☆37Updated 6 months ago
- Portable HyperRAM controller☆48Updated last month
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆76Updated 2 years ago
- Master-thesis-final☆18Updated last year
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆59Updated 5 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆104Updated 3 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- ☆16Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆66Updated this week
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆92Updated last year
- Demo projects for various Kintex FPGA boards☆47Updated 5 months ago
- Another tiny RISC-V implementation☆52Updated 3 years ago
- Tang Mega 138K Pro examples☆57Updated this week
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆26Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago