nand2mario / ddr3-tang-primer-20k
DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
☆51Updated last year
Alternatives and similar repositories for ddr3-tang-primer-20k:
Users that are interested in ddr3-tang-primer-20k are comparing it to the libraries listed below
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆70Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 10 months ago
- Wishbone interconnect utilities☆38Updated 3 weeks ago
- Portable HyperRAM controller☆54Updated 2 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated last week
- Master-thesis-final☆18Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- Demo projects for various Kintex FPGA boards☆50Updated 9 months ago
- USB Full Speed PHY☆41Updated 4 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆117Updated 6 months ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- I2S transciever implemented in Verilog HDL☆27Updated 7 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Wishbone controlled I2C controllers☆46Updated 3 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆59Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- ☆31Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆76Updated this week
- ☆17Updated 2 years ago