DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.
☆66Jul 25, 2023Updated 2 years ago
Alternatives and similar repositories for ddr3-tang-primer-20k
Users that are interested in ddr3-tang-primer-20k are comparing it to the libraries listed below
Sorting:
- NESTang SDRAM controller and usage example for Tang Nano 20K☆50Oct 19, 2024Updated last year
- SNES SPC music player for Tang Nano 20k☆21Jul 31, 2023Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆91Oct 11, 2022Updated 3 years ago
- GBTang is an FPGA Nintendo GameBoy implemented with Sipeed Tang Nano 20K based on NESTang☆31May 25, 2025Updated 9 months ago
- TangPrimer-20K-example project☆225Oct 17, 2024Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards