leo870823 / 2022-SRAM-training-courseView external linksLinks
Memory Compiler Tutorial
☆14Aug 2, 2022Updated 3 years ago
Alternatives and similar repositories for 2022-SRAM-training-course
Users that are interested in 2022-SRAM-training-course are comparing it to the libraries listed below
Sorting:
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- Scripts to generate data for security parameters constraints section☆17Dec 11, 2024Updated last year
- POC implementation of "Accelerating HE Operations Using Key Decomposition"[KLSS23]☆18Jun 11, 2025Updated 8 months ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆22Jan 26, 2024Updated 2 years ago
- ☆10Aug 30, 2024Updated last year
- ☆21Jun 17, 2014Updated 11 years ago
- 「Raspberry Pi GPGPU入門」のリポジトリ☆23Sep 21, 2021Updated 4 years ago
- spqlios arithmetic library for FHE and post-quantum crypto☆26Nov 12, 2025Updated 3 months ago
- 🛠️ Graphical IDE for NextMicon☆28Feb 15, 2024Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- IC Contest☆42Mar 28, 2023Updated 2 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- GPU/CUDA implementation of Leveled BFV/CKKS/BGV scheme.☆41Sep 24, 2025Updated 4 months ago
- ☆11Nov 10, 2025Updated 3 months ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 5 years ago
- Proof-of-concept implementation for the paper "Homomorphic Encryption for Large Integers from Nested Residue Number Systems", presented a…☆27Jun 4, 2025Updated 8 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- WebRTCを使ってブラウザ間通信を行うオンセツール ユドナリウムの変更版ユドナリウムリリィです☆18Jan 22, 2026Updated 3 weeks ago
- ☆11May 8, 2022Updated 3 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 4 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- CrazyDiskInfo is an interactive TUI S.M.A.R.T viewer for Unix systems.☆10Aug 9, 2022Updated 3 years ago
- HELM: Navigating Homomorphic Encryption through Gates and Lookup Tables☆11Apr 7, 2025Updated 10 months ago
- Deep Learning & VLSI Crash Course for New Members☆40Aug 6, 2025Updated 6 months ago
- Welcome to the GPU-NTT-Optimization repository! We present cutting-edge algorithms and implementations for optimizing the Number Theoreti…☆49Feb 8, 2026Updated last week