leo870823 / 2022-SRAM-training-courseLinks
Memory Compiler Tutorial
☆12Updated 3 years ago
Alternatives and similar repositories for 2022-SRAM-training-course
Users that are interested in 2022-SRAM-training-course are comparing it to the libraries listed below
Sorting:
- Template for project1 TPU☆19Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆31Updated last year
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- ☆17Updated 4 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆14Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆60Updated last year
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆42Updated 5 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆33Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- ☆27Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last month
- The Verilog source code for DRUM approximate multiplier.