wallento / riscv-python-model
Python Model of the RISC-V ISA
☆47Updated 2 years ago
Related projects: ⓘ
- RISC-V Verification Interface☆70Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆57Updated 5 months ago
- A Fast, Low-Overhead On-chip Network☆115Updated this week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆86Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆66Updated 4 months ago
- pulp_soc is the core building component of PULP based SoCs☆76Updated last month
- RISCV model for Verilator/FPGA targets☆44Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- A SystemVerilog source file pickler.☆49Updated 9 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆48Updated last month
- The multi-core cluster of a PULP system.☆55Updated this week
- RISC-V Nox core☆59Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆65Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆107Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆74Updated 3 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 4 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆53Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 3 weeks ago
- (System)Verilog to Chisel translator☆102Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 7 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆79Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆136Updated last year
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆54Updated 7 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆118Updated 6 months ago
- ideas and eda software for vlsi design☆45Updated last week
- FOS - FPGA Operating System☆61Updated 3 years ago
- Python wrapper for verilator model☆76Updated 7 months ago