UART To SPI
☆19Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for uart2spi
Users that are interested in uart2spi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx ZynqMP AXI-ACP Adapter☆21Mar 9, 2026Updated last month
- HW JPEG decoder wrapper with AXI-4 DMA☆38Oct 25, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Zynq project to interface OV2640 camera module☆16Mar 11, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆21Jun 17, 2014Updated 11 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆19Apr 29, 2025Updated last year
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- FPGA implementation of the hector_slam algorithm using only lidar data☆10Jul 3, 2022Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- APB to I2C☆44Jul 17, 2014Updated 11 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- FPGA简单入门☆12Nov 17, 2020Updated 5 years ago
- Documents for ARM☆40May 8, 2025Updated 11 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 11 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆24Aug 25, 2023Updated 2 years ago
- General Purpose IO with APB4 interface☆16May 10, 2024Updated last year
- Projects for building MIL-STD-1553 communications devices☆30Aug 7, 2024Updated last year
- ECG signal quality classification☆11Sep 29, 2016Updated 9 years ago
- Annotate signal, timeseries, waveforms...☆10Aug 3, 2020Updated 5 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Add-on project for Chaste for modelling microvessels.☆10Aug 6, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Nov 22, 2016Updated 9 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- A proposed method for automated diagnosis of various diseases based on heart rate variability (HRV) analysis and machine learning. HRV an…☆11Apr 9, 2020Updated 6 years ago
- A simple Python implementation of Pan-Tompkins algorithm for QRS complex detection☆12Jul 21, 2016Updated 9 years ago
- 基于脉搏波的亚健康手环☆12Jun 21, 2022Updated 3 years ago
- Solving hyperbolic PDEs using the Lax-Wendroff Scheme and a finite volume method.☆11Jun 6, 2018Updated 7 years ago
- Exploring synthetic aperture radar imaging by building real hardware☆13Mar 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- verilog modules☆15May 4, 2020Updated 6 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- Processor module for CubeSat satellites, developed primarily for the ArduSat-X and ArduSat-1 missions☆15Sep 1, 2019Updated 6 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆22Nov 21, 2022Updated 3 years ago
- ☆13Jul 2, 2016Updated 9 years ago
- 那部点燃啥的电视剧，不是男主C++考试用Python几行画了个爱心吗 这里“复现”了一下爱心☆13Nov 12, 2022Updated 3 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆28Mar 21, 2022Updated 4 years ago