UART To SPI
☆19Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for uart2spi
Users that are interested in uart2spi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆20Mar 9, 2026Updated last month
- HW JPEG decoder wrapper with AXI-4 DMA☆38Oct 25, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Zynq project to interface OV2640 camera module☆16Mar 11, 2016Updated 10 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆19Apr 29, 2025Updated 11 months ago
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- FPGA implementation of the hector_slam algorithm using only lidar data☆10Jul 3, 2022Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- PYNQ-T9 repo. Use antminer t9 (with 1GbE) as PYNQ devboard.☆14Nov 7, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。☆29Dec 29, 2018Updated 7 years ago
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆24Aug 25, 2023Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- General Purpose IO with APB4 interface☆16May 10, 2024Updated last year
- Projects for building MIL-STD-1553 communications devices☆30Aug 7, 2024Updated last year
- ATtiny13/25/45/85 16-bit PRNG (Pseudo Random Number Generator) library based on Galois LFSR algorithm.☆10Dec 12, 2017Updated 8 years ago
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆12Jul 26, 2020Updated 5 years ago
- AHB DMA 32 / 64 bits☆62Jul 17, 2014Updated 11 years ago
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆11Nov 9, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ECG signal quality classification☆11Sep 29, 2016Updated 9 years ago
- Annotate signal, timeseries, waveforms...☆10Aug 3, 2020Updated 5 years ago
- Add-on project for Chaste for modelling microvessels.☆10Aug 6, 2024Updated last year
- ☆10Nov 22, 2016Updated 9 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- SHA3 (KECCAK)☆19Jul 17, 2014Updated 11 years ago
- A simple Python implementation of Pan-Tompkins algorithm for QRS complex detection☆12Jul 21, 2016Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 基于脉搏波的亚健康手环☆12Jun 21, 2022Updated 3 years ago
- Solving hyperbolic PDEs using the Lax-Wendroff Scheme and a finite volume method.☆11Jun 6, 2018Updated 7 years ago
- Exploring synthetic aperture radar imaging by building real hardware☆13Mar 2, 2022Updated 4 years ago
- verilog modules☆15May 4, 2020Updated 5 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- ☆13Jul 2, 2016Updated 9 years ago