freecores / uart2spi
UART To SPI
☆17Updated 10 years ago
Alternatives and similar repositories for uart2spi:
Users that are interested in uart2spi are comparing it to the libraries listed below
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- I2C Slave☆11Updated 10 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- ☆16Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- USB 2.0 Device IP Core☆60Updated 7 years ago
- I2C controller core☆38Updated 2 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 9 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆22Updated 2 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆52Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- ☆28Updated 5 years ago
- Implemented The UART with FIFO☆12Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- QSPI for SoC☆20Updated 5 years ago
- Verilog I2C Slave☆23Updated 10 years ago
- FPGA 同步FIFO与异步FIFO☆29Updated 5 years ago
- Verilog SPI master and slave☆50Updated 9 years ago
- ☆15Updated 6 years ago