UART To SPI
☆18Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for uart2spi
Users that are interested in uart2spi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx ZynqMP AXI-ACP Adapter☆21May 18, 2026Updated 3 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆40Oct 25, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Zynq project to interface OV2640 camera module☆16Mar 11, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆24Jun 17, 2014Updated 12 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆21May 4, 2026Updated 3 months ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 10 years ago
- APB to I2C☆45Jul 17, 2014Updated 12 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- FPGA implementation of the hector_slam algorithm using only lidar data☆10Jul 3, 2022Updated 4 years ago
- Implementation of a fully-functional digital signal oscilloscope written in Verilog HDL. Tested on a DE-1 SoC 5CSEMA5F31C6 FPGA board. Us…☆25Aug 25, 2023Updated 3 years ago
- Verilog SPI master and slave☆63Jan 4, 2016Updated 10 years ago
- Annotate signal, timeseries, waveforms...☆10Aug 3, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- ☆11Nov 22, 2016Updated 9 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- FPGA简单入门☆13Nov 17, 2020Updated 5 years ago
- Projects for building MIL-STD-1553 communications devices☆34Aug 7, 2024Updated 2 years ago
- Experiments with self-synchronizing LFSR scramblers☆16Oct 11, 2020Updated 5 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Histogram Equalization Implementation by MATLAB☆12Nov 15, 2016Updated 9 years ago
- 基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。☆30Dec 29, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A proposed method for automated diagnosis of various diseases based on heart rate variability (HRV) analysis and machine learning. HRV an…☆11Apr 9, 2020Updated 6 years ago
- ATtiny13/25/45/85 16-bit PRNG (Pseudo Random Number Generator) library based on Galois LFSR algorithm.☆10Dec 12, 2017Updated 8 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 4 years ago
- A simple Python implementation of Pan-Tompkins algorithm for QRS complex detection☆12Jul 21, 2016Updated 10 years ago
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆13Jul 26, 2020Updated 6 years ago
- AHB DMA 32 / 64 bits☆64Jul 17, 2014Updated 12 years ago
- KR260 Ubuntu 22.04 firmware. Package for enabling hardware acceleration capabilities in ROS 2 Humble with KR260 and Ubuntu 22.04.☆12Nov 9, 2022Updated 3 years ago
- 基于脉搏波的亚健康 手环☆12Jun 21, 2022Updated 4 years ago
- ECG signal quality classification☆11Sep 29, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Add-on project for Chaste for modelling microvessels.☆10Aug 6, 2024Updated 2 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- AXI DMA 32 / 64 bits☆129Jul 17, 2014Updated 12 years ago
- ☆13Jul 2, 2016Updated 10 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- SHA3 (KECCAK)☆20Jul 17, 2014Updated 12 years ago