freecores / uart2spiLinks
UART To SPI
☆17Updated 10 years ago
Alternatives and similar repositories for uart2spi
Users that are interested in uart2spi are comparing it to the libraries listed below
Sorting:
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- 1G eth UDP / IP Stack☆9Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- ☆13Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- ☆31Updated 5 years ago
- I2C Slave☆13Updated 10 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- I2C controller core☆43Updated 2 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 6 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- ☆20Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- ☆16Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago