freecores / uart2spi
UART To SPI
☆16Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for uart2spi
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- SDRAM controller for MIPSfpga+ system☆20Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- Reed Solomon Decoder (204,188)☆11Updated 10 years ago
- MIPI CSI-2 RX☆29Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- UART 16550 core☆30Updated 10 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 6 years ago
- Must-have verilog systemverilog modules☆25Updated 2 years ago
- ☆16Updated 5 years ago
- I2C controller core☆33Updated last year
- 基于FPGA的FFT☆12Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆43Updated 2 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆16Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆21Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆45Updated 2 years ago
- spi memory controller☆21Updated 7 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆12Updated 2 years ago