Alternatives and similar repositories for Traffic-lights-ce

Users that are interested in Traffic-lights-ce are comparing it to the libraries listed below

• wenalan123 / LED-light-water

  View on GitHub
  基于FPGA实现的流水灯项目
  ☆10Mar 19, 2018Updated 7 years ago
• JulianKemmerer / Drexel-ECEC575

  View on GitHub
  ☆21Jun 17, 2014Updated 11 years ago
• BBboy01 / 51-Proteus8-traffic-lights-simulation

  View on GitHub
  基于proteus8的51单片机的交通灯仿真
  ☆14Apr 24, 2021Updated 4 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• hunbfgg / Fall-warning-system-for-the-elderly

  View on GitHub
  基于STM32的老人摔倒报警装置
  ☆21Aug 22, 2020Updated 5 years ago
• CodeAlanqian / e-clock

  View on GitHub
  基于FPGA实验板的多功能数字时钟。利用Quartus实现设计与仿真
  ☆15May 23, 2023Updated 2 years ago
• OpenBanboo / High-Performance-ALU

  View on GitHub
  RTL Design and Implementation of High Performance Algorithm Logic Units
  ☆15Oct 1, 2019Updated 6 years ago
• sangwoojun / bluedbm

  View on GitHub
  BlueDBM hw/sw implementation using the bluespecpcie PCIe library
  ☆12Dec 25, 2022Updated 3 years ago
• Rajandeep / RSA-CRYPTOSYSTEM-using-verilog

  View on GitHub
  ☆12Aug 26, 2016Updated 9 years ago
• Lydaidai / The-car-base-on-FPGA

  View on GitHub
  开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…
  ☆13Mar 10, 2019Updated 6 years ago
• gyd111 / NAND-Flash-controller

  View on GitHub
  MT29F128G based NAND flash controller
  ☆10Jun 17, 2021Updated 4 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• kalmi / fpga-cam-spartan6-mt9v034

  View on GitHub
  ☆12Sep 8, 2017Updated 8 years ago
• pku-liang / hlcd-spmm-project

  View on GitHub
  Course Project for High Level Chip Design （高层次芯片设计）
  ☆17Jan 2, 2025Updated last year
• Verdvana / Async_FIFO

  View on GitHub
  位宽和深度可定制的异步FIFO
  ☆13May 29, 2024Updated last year
• FlorentCLMichel / karatsuba_multiplication_verilog

  View on GitHub
  A simple implementation of the Karatsuba multiplication algorithm
  ☆11Apr 2, 2025Updated 10 months ago
• Peefy / modulation_2ASK_QPSK

  View on GitHub
  ❤️ This is a Xilinx_FPGA _Spartan6 project for modulation 2ASK QPSK ADC DAC ROM SCI
  ☆19Mar 28, 2018Updated 7 years ago
• likyoo / awesome-semi-supervised-segmentation

  View on GitHub
  An up-to-date & curated list of awesome semi-supervised segmentation papers, methods & resources.
  ☆13Dec 22, 2023Updated 2 years ago
• kazkojima / lunauac2-pdm

  View on GitHub
  A LiteX module implementing a USB UAC2 module with simple PDM in/out
  ☆16Feb 16, 2022Updated 4 years ago
• Elrori / 4096bit-IDDMM-Verilog

  View on GitHub
  4096bit Iterative digit-digit Montgomery Multiplication in Verilog
  ☆18Apr 18, 2022Updated 3 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆24Oct 16, 2025Updated 4 months ago
• p4r4xor / Montgomery1024

  View on GitHub
  Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation
  ☆13Nov 28, 2019Updated 6 years ago
• ultraembedded / ecpix-5

  View on GitHub
  Projects for the ECPiX-5 - a ECP5 FPGA board.
  ☆14Jul 5, 2020Updated 5 years ago
• risclite / rv32m-multiplier-and-divider

  View on GitHub
  a multiplier&divider verilog RTL file for RV32M instructions
  ☆14Mar 17, 2020Updated 5 years ago
• kaixiangwu / STM32

  View on GitHub
  STM32的笔记和代码 | GPIO | EXTI 外部中断 | TIM 定时器 | USART 串口通信 | IIC 集成电路总线
  ☆16Apr 23, 2023Updated 2 years ago
• lingbai-kong / stock-system

  View on GitHub
  同济大学CS《数据库系统原理》课程设计: 股票交易系统TongJi University CS database assignment: stock-system
  ☆12May 18, 2023Updated 2 years ago
• DawnCarol / OpenC910_Modified

  View on GitHub
  commit rtl and build cosim env
  ☆15Feb 15, 2024Updated 2 years ago
• Embedfire-altera / ebf_ep4ce10_pro_tutorial_code

  View on GitHub
  配套代码《FPGA Verilog开发实战指南——基于Altera EP4CE10》
  ☆13Jul 22, 2021Updated 4 years ago
• wmy367 / Radix-2-division

  View on GitHub
  unsigned Radix-2 SRT division,基2除法
  ☆16May 12, 2015Updated 10 years ago
• IObundle / iob-picorv32

  View on GitHub
  IOb_SoC version of the Picorv32 RISC-V Verilog IP core
  ☆14Dec 22, 2025Updated last month
• ultraembedded / core_ram_tester

  View on GitHub
  AXI-4 RAM Tester Component
  ☆20Aug 5, 2020Updated 5 years ago
• hellgate202 / crc_calc

  View on GitHub
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆15Apr 11, 2019Updated 6 years ago
• SeanZarzycki / openSPARC-FPU

  View on GitHub
  ASIC Design of the openSPARC Floating Point Unit
  ☆15Mar 13, 2017Updated 8 years ago
• xkw168 / Digital-recognition

  View on GitHub
  digital recognition base on FPGA
  ☆12Nov 10, 2019Updated 6 years ago
• yayouz / CNN-accelerator

  View on GitHub
  DMA controller for CNN accelerator
  ☆14May 22, 2017Updated 8 years ago
• ChestnutSilver / Linux-SSH-System

  View on GitHub
  同济大学信息安全原理课程设计大作业.（SSH原型系统，2023）Comprehensive Assignment of Course Design of Information Security Principles in Tongji University.
  ☆12Jul 1, 2023Updated 2 years ago
• sdnellen / open-register-design-tool

  View on GitHub
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆15Dec 19, 2024Updated last year
• luinaudt / deparser

  View on GitHub
  ☆16Dec 16, 2021Updated 4 years ago
• ipcoregarfield / Example-Codes-for-Snorkeling-in-Verilog-Bay

  View on GitHub
  Example Codes for Snorkeling in Verilog Bay
  ☆16Sep 9, 2016Updated 9 years ago