基于FPGA的交通灯
☆18Dec 21, 2018Updated 7 years ago
Alternatives and similar repositories for Traffic-lights-ce
Users that are interested in Traffic-lights-ce are comparing it to the libraries listed below
Sorting:
- 基于FPGA实现的流水灯项目☆10Mar 19, 2018Updated 7 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- 基于proteus8的51单片机的交通灯仿真☆14Apr 24, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- 基于STM32的老人摔倒报警装置☆21Aug 22, 2020Updated 5 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- 基于FPGA实验板的多功能数字时钟。利用Quartus实现设计与仿真☆15May 23, 2023Updated 2 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Course Project for High Level Chip Design （高层次芯片设计）☆17Jan 2, 2025Updated last year
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- ☆12Sep 8, 2017Updated 8 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 11 months ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆18Apr 18, 2022Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- 配套代码《FPGA Verilog开发实战指南——基于Altera EP4CE10》☆13Jul 22, 2021Updated 4 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- 杭电期中期末复习资料档案库☆13Feb 19, 2023Updated 3 years ago
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- ☆13Apr 24, 2015Updated 10 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- njtech digital design. a fpga digital alarm system with Nexys A7 100T☆54Jun 11, 2019Updated 6 years ago