基于FPGA的交通灯
☆19Dec 21, 2018Updated 7 years ago
Alternatives and similar repositories for Traffic-lights-ce
Users that are interested in Traffic-lights-ce are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于FPGA实验板的多功能数字时钟。利用Quartus实现设计与仿真☆15May 23, 2023Updated 2 years ago
- ❤️ This is a Xilinx_FPGA _Spartan6 project for modulation 2ASK QPSK ADC DAC ROM SCI☆18Mar 28, 2018Updated 8 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- 同济大学CS《数据库系统原理》课程设计: 股票交易系统TongJi University CS database assignment: stock-system☆12May 18, 2023Updated 2 years ago
- 同济大学系统安全评估与应用安全实验课程设计（网络扫描系统，2023）A project of the System Security Assessment and Application Security Experimental Course at Tongji Univ…☆12Jun 2, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆25Jun 4, 2021Updated 4 years ago
- 同济大学信息安全原理课程设计大作业.（SSH原型系统，2023）Comprehensive Assignment of Course Design of Information Security Principles in Tongji University.☆13Jul 1, 2023Updated 2 years ago
- 同济大学计算机网络课程设计大作业.（题目三，2023）The Assignment of Computer Network Course Design in Tongji University Selected the 3rd Question.☆18Sep 4, 2023Updated 2 years ago
- 基于FPGA的数字时钟（Modelsim仿真）☆27May 22, 2018Updated 7 years ago
- njtech digital design. a fpga digital alarm system with Nexys A7 100T☆54Jun 11, 2019Updated 6 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆32May 6, 2017Updated 9 years ago
- 同济大学数据结构与算法设计课程设计大作业：二叉树、社会关系网络☆18Nov 14, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆43Mar 15, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Implementation of NM sparsity recipe presented in the paper "Progressive Gradient Flow for Robust N:M Sparsity Training in Transformers".☆11Feb 5, 2024Updated 2 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- RTL Verilog library for various DSP modules☆96Feb 17, 2022Updated 4 years ago
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- An up-to-date & curated list of awesome semi-supervised segmentation papers, methods & resources.☆13Dec 22, 2023Updated 2 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Claude Code and Codex SKILLs for PDF, Excel, Word, and PowerPoint manipulation — extraction, forms, formulas, tracked changes, adapted fr…☆81Mar 26, 2026Updated last month
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆50Oct 21, 2016Updated 9 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- STM32的笔记和代码 | GPIO | EXTI 外部中断 | TIM 定时器 | USART 串口通信 | IIC 集成电路总线☆19Apr 23, 2023Updated 3 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 4 months ago
- FACE: Fast and Customizable Sorting Accelerator☆11Sep 6, 2016Updated 9 years ago
- unsigned Radix-2 SRT division,基2除法☆16May 12, 2015Updated 10 years ago
- NES emulator for Xilinx KV260 FPGA board☆55Jul 24, 2022Updated 3 years ago