Starrynightzyq/Traffic-lights-ce external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Starrynightzyq/Traffic-lights-ce

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Starrynightzyq/Traffic-lights-ce)

Close

Starrynightzyq / Traffic-lights-ceView on GitHubMore

• External links
• Readme badge

基于FPGA的交通灯

☆21Dec 21, 2018Updated 7 years ago

Alternatives and similar repositories for Traffic-lights-ce

Users that are interested in Traffic-lights-ce are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• wenalan123 / LED-light-water

  View on GitHub
  基于FPGA实现的流水灯项目
  ☆10Mar 19, 2018Updated 8 years ago
• CodeAlanqian / e-clock

  View on GitHub
  基于FPGA实验板的多功能数字时钟。利用Quartus实现设计与仿真
  ☆15May 23, 2023Updated 3 years ago
• eldrickm / wakey_wakey

  View on GitHub
  EE 272B - VLSI Design Project
  ☆15Jun 24, 2021Updated 5 years ago
• BBboy01 / 51-Proteus8-traffic-lights-simulation

  View on GitHub
  基于proteus8的51单片机的交通灯仿真
  ☆14Apr 24, 2021Updated 5 years ago
• ChestnutSilver / Linux-SSH-System

  View on GitHub
  同济大学信息安全原理课程设计大作业.（SSH原型系统，2023）Comprehensive Assignment of Course Design of Information Security Principles in Tongji University.
  ☆13Jul 1, 2023Updated 3 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• siriusi / Age_Gender_CNN_Tensorflow

  View on GitHub
  使用CNN预测年龄与性别
  ☆16May 29, 2018Updated 8 years ago
• Embedfire-altera / ebf_ep4ce10_pro_tutorial_code

  View on GitHub
  配套代码《FPGA Verilog开发实战指南——基于Altera EP4CE10》
  ☆16Jul 22, 2021Updated 5 years ago
• DOOKNET / Digital_Clock

  View on GitHub
  基于FPGA的数字时钟（Modelsim仿真）
  ☆29May 22, 2018Updated 8 years ago
• amoudgl / iir-bandstop-filter

  View on GitHub
  Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic
  ☆33May 6, 2017Updated 9 years ago
• FlowerBlackG / tongji-cs-data-structure-bighw

  View on GitHub
  同济大学数据结构与算法设计课程设计大作业：二叉树、社会关系网络
  ☆18Nov 14, 2022Updated 3 years ago
• Ez4ZheNg / Smart_ParkingLot

  View on GitHub
  毕业设计：基于STM32的智能停车场设计
  ☆21Jan 31, 2020Updated 6 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆11Jul 17, 2014Updated 12 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• ultraembedded / ecpix-5

  View on GitHub
  Projects for the ECPiX-5 - a ECP5 FPGA board.
  ☆14Jul 5, 2020Updated 6 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• kazkojima / lunauac2-pdm

  View on GitHub
  A LiteX module implementing a USB UAC2 module with simple PDM in/out
  ☆16Feb 16, 2022Updated 4 years ago
• zhouxx821 / VPU

  View on GitHub
  本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。
  ☆20May 8, 2025Updated last year
• weiyingjie / graduation-project

  View on GitHub
  毕设题目基于STM32单片机的家庭智能安全系统
  ☆32May 31, 2020Updated 6 years ago
• ahmedshahein / DSP-RTL-Lib

  View on GitHub
  RTL Verilog library for various DSP modules
  ☆102Feb 17, 2022Updated 4 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 8 years ago
• kalmi / fpga-cam-spartan6-mt9v034

  View on GitHub
  ☆13Sep 8, 2017Updated 9 years ago
• abhibambhaniya / progressive_gradient_flow_nm_sparsity

  View on GitHub
  Implementation of NM sparsity recipe presented in the paper "Progressive Gradient Flow for Robust N:M Sparsity Training in Transformers".
  ☆11Feb 5, 2024Updated 2 years ago
• hellgate202 / crc_calc

  View on GitHub
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆15Apr 11, 2019Updated 7 years ago
• gyd111 / NAND-Flash-controller

  View on GitHub
  MT29F128G based NAND flash controller
  ☆10Jun 17, 2021Updated 5 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• Starrynightzyq / Fractional-N-DIV

  View on GitHub
  A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
  ☆16Apr 25, 2021Updated 5 years ago
• risclite / rv32m-multiplier-and-divider

  View on GitHub
  a multiplier&divider verilog RTL file for RV32M instructions
  ☆14Mar 17, 2020Updated 6 years ago
• OpenBanboo / High-Performance-ALU

  View on GitHub
  RTL Design and Implementation of High Performance Algorithm Logic Units
  ☆15Oct 1, 2019Updated 6 years ago
• Rajandeep / RSA-CRYPTOSYSTEM-using-verilog

  View on GitHub
  ☆12Aug 26, 2016Updated 10 years ago
• Jpz-sdju / trinity

  View on GitHub
  ☆44Jul 28, 2025Updated last year
• SeanZarzycki / openSPARC-FPU

  View on GitHub
  ASIC Design of the openSPARC Floating Point Unit
  ☆17Mar 13, 2017Updated 9 years ago
• Verdvana / Async_FIFO

  View on GitHub
  位宽和深度可定制的异步FIFO
  ☆14May 29, 2024Updated 2 years ago
• hunbfgg / Human-health-monitoring-device

  View on GitHub
  基于STM32的人体健康监测装置
  ☆37Apr 9, 2024Updated 2 years ago
• DexWen / LMS-Adaptive-filter

  View on GitHub
  LMS-Adaptive Filter implement using verilog and Matlab
  ☆51Oct 21, 2016Updated 9 years ago
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• ultraembedded / core_ram_tester

  View on GitHub
  AXI-4 RAM Tester Component
  ☆21Aug 5, 2020Updated 6 years ago
• FlorentCLMichel / karatsuba_multiplication_verilog

  View on GitHub
  A simple implementation of the Karatsuba multiplication algorithm
  ☆12Apr 2, 2025Updated last year
• lgddyza / FPGA-Based_Audio_Processing_and_Classification

  View on GitHub
  本项目基于Xilinx ZYNQ-7020开发板，实现了一个实时音频处理与分类系统，实现对人声、纯音乐的实时分类识别，同时可以对音频波形进行识别分类，目前可以识别正弦波、锯齿波、矩形波，并给出它们的基频频率，分辨率为11Hz。系统以48kHz的采样率捕获音频信号，在FPGA…
  ☆15Feb 5, 2026Updated 7 months ago
• tomverbeure / intel_jtag_primitive_blog

  View on GitHub
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆17Oct 31, 2021Updated 4 years ago
• IObundle / iob-picorv32

  View on GitHub
  IOb_SoC version of the Picorv32 RISC-V Verilog IP core
  ☆15Dec 22, 2025Updated 8 months ago
• ucb-bar / nvdla-wrapper

  View on GitHub
  Wraps the NVDLA project for Chipyard integration
  ☆24Sep 2, 2025Updated last year
• monotone-RK / FACE

  View on GitHub
  FACE: Fast and Customizable Sorting Accelerator
  ☆11Sep 6, 2016Updated 10 years ago