VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs
☆53Jan 19, 2021Updated 5 years ago
Alternatives and similar repositories for qemu-hdl-cosim
Users that are interested in qemu-hdl-cosim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A platform for emulating Virtio devices with FPGAs☆27Mar 31, 2021Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 5 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 5 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A home for Genesis2 sources.☆47Jun 15, 2026Updated last month
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆109Jun 23, 2018Updated 8 years ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆37Dec 24, 2024Updated last year
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆106Feb 22, 2023Updated 3 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆41Apr 3, 2023Updated 3 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆167Jun 25, 2026Updated 3 weeks ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Jan 2, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 5 months ago
- Virtio implementation in SystemVerilog☆49Jan 23, 2018Updated 8 years ago
- SystemC/TLM-2.0 Co-simulation framework☆300Jun 26, 2026Updated 3 weeks ago
- Programming runtime extensions for Open vSwitch with P4☆26Apr 20, 2020Updated 6 years ago
- FPU Generator☆20Updated this week
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆46Jan 6, 2023Updated 3 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆290Nov 25, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- ☆21Jan 31, 2026Updated 5 months ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- ☆24Jun 17, 2014Updated 12 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆148Jun 16, 2026Updated last month
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Python wrapper for verilator model☆94Feb 10, 2024Updated 2 years ago
- SystemVerilog implemention of QEMU PCI edu device☆13May 22, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆17Jul 10, 2025Updated last year
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 12 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Jan 28, 2026Updated 5 months ago
- Ratatoskr NoC Simulator☆30Apr 13, 2021Updated 5 years ago
- LiteX Accelerator Block for GNU Radio☆23Feb 6, 2022Updated 4 years ago
- PCI Express controller model☆78Oct 5, 2022Updated 3 years ago