omega-rg / Cache-ControllerLinks
Two Level Cache Controller implementation in Verilog HDL
☆56Updated 5 years ago
Alternatives and similar repositories for Cache-Controller
Users that are interested in Cache-Controller are comparing it to the libraries listed below
Sorting:
- A Verilog implementation of a processor cache.☆34Updated 8 years ago
- Design and UVM-TB of RISC -V Microprocessor☆32Updated last year
- General Purpose AXI Direct Memory Access☆62Updated last year
- Simple cache design implementation in verilog☆55Updated 2 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆99Updated last year
- ☆40Updated 6 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆41Updated 6 months ago
- Asynchronous fifo in verilog☆38Updated 9 years ago
- A verilog implementation for Network-on-Chip☆79Updated 7 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆38Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆141Updated 7 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆102Updated 5 years ago
- HYF's high quality verilog codes☆16Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last month
- 128KB AXI cache (32-bit in, 256-bit out)☆55Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆73Updated last year
- SystemVerilog modules and classes commonly used for verification☆54Updated last week
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- ☆68Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Updated 2 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆41Updated 4 months ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Updated 8 years ago
- ☆113Updated 2 months ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆69Updated last year