Two Level Cache Controller implementation in Verilog HDL
☆57Jul 9, 2020Updated 5 years ago
Alternatives and similar repositories for Cache-Controller
Users that are interested in Cache-Controller are comparing it to the libraries listed below
Sorting:
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 7 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆32May 1, 2021Updated 4 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 3 months ago
- ☆21Feb 20, 2026Updated last week
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- Various caches written in Verilog-HDL☆128Apr 24, 2015Updated 10 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Jun 25, 2018Updated 7 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- ☆13May 5, 2023Updated 2 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 6 months ago
- Verilog Configurable Cache☆192Feb 17, 2026Updated last week
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆14Feb 24, 2025Updated last year
- ☆11Jun 28, 2020Updated 5 years ago
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Aug 21, 2023Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- Documents for ARM☆35May 8, 2025Updated 9 months ago
- AMBA bus generator including AXI, AHB, and APB☆119Jul 29, 2021Updated 4 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- ☆16Jul 1, 2024Updated last year