omega-rg / Cache-Controller
Two Level Cache Controller implementation in Verilog HDL
☆41Updated 4 years ago
Alternatives and similar repositories for Cache-Controller:
Users that are interested in Cache-Controller are comparing it to the libraries listed below
- ☆31Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated 2 weeks ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆36Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆42Updated 8 months ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆139Updated last month
- ☆45Updated 2 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- ☆19Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆94Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- ☆12Updated last month
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- ☆16Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- AXI Interconnect☆47Updated 3 years ago
- UVM and System Verilog Manuals☆39Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆82Updated 5 years ago
- Complete tutorial code.☆17Updated 10 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago