Two Level Cache Controller implementation in Verilog HDL
☆61Jul 9, 2020Updated 5 years ago
Alternatives and similar repositories for Cache-Controller
Users that are interested in Cache-Controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog implementation of a processor cache.☆38Dec 29, 2017Updated 8 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆26Jul 17, 2025Updated 8 months ago
- ☆31Aug 8, 2020Updated 5 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Mar 8, 2026Updated last month
- ☆22Mar 27, 2026Updated 2 weeks ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 7 months ago
- Verilog Configurable Cache☆194Mar 9, 2026Updated last month
- Various caches written in Verilog-HDL☆128Apr 24, 2015Updated 10 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆25Jun 25, 2018Updated 7 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Simple cache design implementation in verilog☆56Nov 20, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- RISC-V System on Chip Template☆161Apr 2, 2026Updated last week
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆13May 17, 2024Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Apr 15, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆33Nov 25, 2024Updated last year
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 5 months ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A cache simulator, using the C++ language, to simulate a direct-mapped, fully associative and set-associative cache. It has a set of memo…☆22May 24, 2017Updated 8 years ago
- Platform Level Interrupt Controller☆46May 10, 2024Updated last year
- ☆11Jun 28, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated last year
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆19Jan 9, 2026Updated 3 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago