ISEDA'26 LEGO official Repo
☆30Apr 8, 2026Updated 4 months ago
Alternatives and similar repositories for LEGO-An-LLM-Skill-Based-Front-End-Design-Generation-Platform
Users that are interested in LEGO-An-LLM-Skill-Based-Front-End-Design-Generation-Platform are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆29Aug 18, 2025Updated 11 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆43Jul 9, 2025Updated last year
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- ☆49May 18, 2024Updated 2 years ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆25Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- a Computing In Memory emULATOR framework☆16May 19, 2024Updated 2 years ago
- CPPL: A Circuit Prompt Programming Language☆16May 29, 2026Updated 2 months ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 7 months ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆25Dec 17, 2024Updated last year
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- A branch of marss with DRAMSim hooks☆19Aug 22, 2013Updated 12 years ago
- ☆60Mar 10, 2025Updated last year
- Professor: C.H. Yang☆10Aug 16, 2025Updated 11 months ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Ritchi is a cryptocurrency trading bot based on Telegram bot, WebSocket API and REST API for BitMEX exchange.☆10Jul 18, 2023Updated 3 years ago
- Home Assistant custom component for controlling vSmart in Vaillant+ cn app.☆13Jun 24, 2026Updated last month
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆43Jan 2, 2022Updated 4 years ago
- A co-simulation framework for chiplet-based systems executing DNN models.☆17Feb 16, 2026Updated 5 months ago
- LLM-based transistor sizing for AMS circuits☆35Apr 23, 2026Updated 3 months ago
- ☆15Dec 6, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆24Jul 27, 2026Updated 2 weeks ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- Cycle-accurate X86-64 simulator based on PTLsim☆33Jun 18, 2023Updated 3 years ago
- 丁建均老師的"時頻分析和小波轉換"作業(TFW)☆11Jan 18, 2024Updated 2 years ago
- Gephi tutorials for data visualisation lecture. A Network Tour of Data Science 2019 Fall semester☆12Apr 11, 2021Updated 5 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- simple rest API wrapper for bitmex☆11Nov 2, 2019Updated 6 years ago
- ☆15Oct 8, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 3 years ago
- ☆22Nov 25, 2023Updated 2 years ago
- This repository defines a Claude Code skill for working with Verilog☆18Apr 21, 2026Updated 3 months ago
- A Formal Verification Framework for Chisel☆21Apr 9, 2024Updated 2 years ago
- ☆15Jul 25, 2024Updated 2 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆11Oct 26, 2023Updated 2 years ago
- ☆34Oct 2, 2023Updated 2 years ago