masc-ucsc / hdlagentLinks
LLM Agent for Hardware Description Language
☆20Updated 4 months ago
Alternatives and similar repositories for hdlagent
Users that are interested in hdlagent are comparing it to the libraries listed below
Sorting:
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- ☆38Updated 7 months ago
- ☆44Updated 5 years ago
- Datasets for EDA LLM research☆34Updated 9 months ago
- Library of open source Process Design Kits (PDKs)☆56Updated 3 weeks ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆29Updated 3 years ago
- A configurable SRAM generator☆56Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆33Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆44Updated this week
- ☆20Updated last year
- OpenPiton Design Benchmark☆25Updated 2 years ago
- Open source process design kit for 28nm open process☆66Updated last year
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆66Updated this week
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- ☆31Updated 2 months ago
- ☆80Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated 2 months ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆14Updated 3 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Updated 6 years ago
- Fast Symbolic Repair of Hardware Design Code☆28Updated 9 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- CMake based hardware build system☆31Updated last week