masc-ucsc / hdlagentLinks
LLM Agent for Hardware Description Language
☆20Updated 7 months ago
Alternatives and similar repositories for hdlagent
Users that are interested in hdlagent are comparing it to the libraries listed below
Sorting:
- ☆41Updated 10 months ago
- ☆44Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 2 weeks ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 7 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Datasets for EDA LLM research☆37Updated last year
- Fast Symbolic Repair of Hardware Design Code☆33Updated last year
- ☆20Updated last year
- ☆65Updated 9 months ago
- ☆33Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Updated last month
- ☆87Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- A configurable SRAM generator☆57Updated 5 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- Library of open source Process Design Kits (PDKs)☆65Updated this week
- A tool for synthesizing Verilog programs☆109Updated 5 months ago
- ☆36Updated this week
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- Open source RTL simulation acceleration on commodity hardware☆34Updated 2 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago