masc-ucsc / hdlagentLinks
LLM Agent for Hardware Description Language
☆19Updated 2 months ago
Alternatives and similar repositories for hdlagent
Users that are interested in hdlagent are comparing it to the libraries listed below
Sorting:
- ☆32Updated 5 months ago
- ☆44Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Fast Symbolic Repair of Hardware Design Code☆25Updated 6 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆34Updated last month
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- A tool for synthesizing Verilog programs☆95Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- CGRA framework with vectorization support.☆34Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated this week
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 8 months ago
- A configurable SRAM generator☆53Updated last month
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆16Updated 11 months ago
- Library of open source Process Design Kits (PDKs)☆49Updated this week
- Datasets for EDA LLM research☆32Updated 6 months ago
- ☆32Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- Equivalence checking with Yosys☆45Updated this week
- ☆62Updated 3 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆25Updated 4 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆13Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago