masc-ucsc / hdlagentLinks
LLM Agent for Hardware Description Language
☆19Updated 4 months ago
Alternatives and similar repositories for hdlagent
Users that are interested in hdlagent are comparing it to the libraries listed below
Sorting:
- ☆37Updated 7 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- Datasets for EDA LLM research☆33Updated 8 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A tool to generate optimized hardware files for univariate functions.☆28Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- ☆44Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- A configurable SRAM generator☆56Updated last month
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆36Updated last month
- Library of open source Process Design Kits (PDKs)☆54Updated this week
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Equivalence checking with Yosys☆47Updated this week
- Intel Compiler for SystemC☆25Updated 2 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- ☆63Updated 5 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆32Updated 9 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆27Updated 3 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- sram/rram/mram.. compiler☆42Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- CMake based hardware build system☆31Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago