stable-lab / MAGELinks
MAGE: A Multi-Agent Engine for Automated RTL Code Generation
☆46Updated 2 months ago
Alternatives and similar repositories for MAGE
Users that are interested in MAGE are comparing it to the libraries listed below
Sorting:
- ☆46Updated 8 months ago
- An open-source benchmark for generating design RTL with natural language☆112Updated 7 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆203Updated 4 months ago
- ☆38Updated 3 months ago
- Verilog evaluation benchmark for large language model☆279Updated 4 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆17Updated 2 months ago
- ☆14Updated 9 months ago
- ☆43Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆42Updated 6 months ago
- ☆24Updated 2 months ago
- ☆155Updated 8 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- ☆31Updated last year
- ☆31Updated 11 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆14Updated last year
- ☆28Updated 3 months ago
- ☆52Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆52Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- ☆20Updated last month
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆29Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆81Updated 2 months ago
- ☆26Updated last week
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆23Updated last week