stable-lab / MAGELinks
MAGE: A Multi-Agent Engine for Automated RTL Code Generation
☆67Updated 6 months ago
Alternatives and similar repositories for MAGE
Users that are interested in MAGE are comparing it to the libraries listed below
Sorting:
- ☆49Updated last year
- An open-source benchmark for generating design RTL with natural language☆135Updated 11 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆232Updated 8 months ago
- Verilog evaluation benchmark for large language model☆331Updated 3 months ago
- ☆14Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆50Updated 10 months ago
- ☆41Updated last year
- ☆49Updated last month
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆26Updated last year
- ☆28Updated 6 months ago
- ☆184Updated last year
- ☆31Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 6 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆39Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆54Updated 2 months ago
- ☆54Updated 5 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- ☆74Updated 7 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆51Updated 7 months ago
- ☆60Updated 7 months ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆30Updated 4 months ago
- ☆32Updated 11 months ago
- ☆63Updated 6 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆61Updated 3 months ago
- ☆20Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year