MAGE: A Multi-Agent Engine for Automated RTL Code Generation
☆119Apr 11, 2025Updated last year
Alternatives and similar repositories for MAGE
Users that are interested in MAGE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆163Mar 10, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆40Apr 13, 2025Updated last year
- Verilog evaluation benchmark for large language model☆439Jul 14, 2025Updated 10 months ago
- ☆42Apr 11, 2025Updated last year
- ☆48May 18, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆19Oct 17, 2024Updated last year
- this repository is simulation based on Manikanta Kotaru's two paper: 1."SpotFi: Decimeter Level Localization Using WiFi", SIGCOMM. London…☆20May 13, 2020Updated 6 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆25Dec 17, 2024Updated last year
- ☆42Dec 21, 2025Updated 5 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆40Jul 9, 2025Updated 11 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 11 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆20Nov 1, 2022Updated 3 years ago
- ☆57Oct 8, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Fast Symbolic Repair of Hardware Design Code☆38Jan 20, 2025Updated last year
- ☆172May 10, 2026Updated last month
- ☆18Nov 19, 2023Updated 2 years ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆25Sep 25, 2025Updated 8 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆299Feb 9, 2025Updated last year
- LLM Agent for Hardware Description Language☆22Jun 7, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An open-source benchmark for generating design RTL with natural language☆200Nov 8, 2024Updated last year
- ☆14Oct 8, 2024Updated last year
- LLM4DV☆23Sep 30, 2024Updated last year
- The source code that empowers OpenROAD Cloud☆13Jun 29, 2020Updated 5 years ago
- ☆52Aug 7, 2025Updated 10 months ago
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆39Apr 2, 2026Updated 2 months ago
- MLIR+EqSat☆27Jan 10, 2026Updated 5 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 3 months ago
- [Mlsys'22] Understanding gnn computational graph: A coordinated computation, io, and memory perspective☆22Sep 11, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆26Jun 9, 2025Updated last year
- Fix syntax errors of LLM-generated RTL☆51May 23, 2024Updated 2 years ago
- An MLIR-based source-to-source automatic differentiation system.☆15Mar 30, 2023Updated 3 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated 2 years ago
- ☆54Mar 10, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago