MAGE: A Multi-Agent Engine for Automated RTL Code Generation
☆106Apr 11, 2025Updated last year
Alternatives and similar repositories for MAGE
Users that are interested in MAGE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆142Mar 10, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆37Apr 13, 2025Updated last year
- Verilog evaluation benchmark for large language model☆417Jul 14, 2025Updated 9 months ago
- ☆41Apr 11, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆18Oct 17, 2024Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆23Dec 17, 2024Updated last year
- ☆42Dec 21, 2025Updated 4 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆39Jul 9, 2025Updated 9 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated 9 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25Dec 21, 2025Updated 4 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- ☆55Oct 8, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Fast Symbolic Repair of Hardware Design Code☆36Jan 20, 2025Updated last year
- ☆158Updated this week
- ☆18Nov 19, 2023Updated 2 years ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆23Sep 25, 2025Updated 7 months ago
- LLM4DV☆18Sep 30, 2024Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆285Feb 9, 2025Updated last year
- LLM Agent for Hardware Description Language☆22Jun 7, 2025Updated 10 months ago
- An open-source benchmark for generating design RTL with natural language☆188Nov 8, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆14Oct 8, 2024Updated last year
- ☆45Aug 7, 2025Updated 8 months ago
- ☆25Jan 30, 2025Updated last year
- MLIR+EqSat☆26Jan 10, 2026Updated 3 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 2 months ago
- [Mlsys'22] Understanding gnn computational graph: A coordinated computation, io, and memory perspective☆22Sep 11, 2023Updated 2 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆26Jun 9, 2025Updated 10 months ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆18Nov 20, 2025Updated 5 months ago
- Fix syntax errors of LLM-generated RTL☆48May 23, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Unified Sparse Library Wrapper Based on cuSPARSE☆12May 24, 2022Updated 3 years ago
- An MLIR-based source-to-source automatic differentiation system.☆15Mar 30, 2023Updated 3 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated last year
- ☆50Mar 10, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- ☆21May 13, 2022Updated 3 years ago