Alternatives and similar repositories for MAGE

Users that are interested in MAGE are comparing it to the libraries listed below

• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆130Updated 10 months ago
• GATECH-EIC / mg-verilog
  ☆47Updated 11 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆315Updated 2 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆224Updated 7 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated last year
• yaoxufeng / RTLRewriter-Bench
  ☆37Updated last year
• AutoBench / AutoBench
  ☆28Updated 5 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆48Updated 9 months ago
• shailja-thakur / VGen
  ☆183Updated 11 months ago
• pku-liang / OriGen
  OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
  ☆23Updated 11 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆54Updated 3 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆31Updated last year
• IPRC-DIP / CodeV
  ☆47Updated 2 weeks ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆24Updated 5 months ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆31Updated last year
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆52Updated 3 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆227Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆53Updated 3 months ago
• NVlabs / VerilogCoder
  ☆62Updated 6 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆38Updated 10 months ago
• Entropy-xcy / sns
  ☆19Updated 2 years ago
• mec-UMN / HISIM
  HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…
  ☆45Updated 6 months ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆35Updated last year
• AutoBench / CorrectBench
  ☆23Updated 5 months ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆19Updated 4 months ago
• shailja-thakur / AutoChip
  ☆35Updated 6 months ago
• xcw-1010 / HLSPilot
  ☆36Updated 9 months ago
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆29Updated 2 years ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆27Updated 3 months ago
• laiyao1 / ArithTreeRL
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆14Updated 11 months ago