stable-lab / MAGELinks
MAGE: A Multi-Agent Engine for Automated RTL Code Generation
☆63Updated 6 months ago
Alternatives and similar repositories for MAGE
Users that are interested in MAGE are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- ☆48Updated last year
- Verilog evaluation benchmark for large language model☆323Updated 2 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆227Updated 8 months ago
- ☆28Updated 6 months ago
- ☆14Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆49Updated 9 months ago
- ☆184Updated 11 months ago
- ☆40Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- ☆49Updated last month
- ☆68Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 4 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆25Updated 5 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆24Updated 11 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- ☆54Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆50Updated 6 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆51Updated last month
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆28Updated 3 months ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆28Updated last year
- ☆31Updated last year
- ☆38Updated 7 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year