MAGE: A Multi-Agent Engine for Automated RTL Code Generation
☆134Apr 11, 2025Updated last year
Alternatives and similar repositories for MAGE
Users that are interested in MAGE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆181Mar 10, 2025Updated last year
- Verilog evaluation benchmark for large language model☆465Jul 14, 2025Updated last year
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 8 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆34Oct 20, 2024Updated last year
- ☆211Jun 8, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆26Dec 17, 2024Updated last year
- ☆61Mar 10, 2025Updated last year
- ☆49May 18, 2024Updated 2 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆321Feb 9, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- The first large scale formally verified reasoning dataset for Verilog☆23May 16, 2025Updated last year
- An open-source benchmark for generating design RTL with natural language☆223Aug 15, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Jul 26, 2026Updated last month
- ☆59Jul 13, 2026Updated last month
- LLM Agent for Hardware Description Language☆23Jun 7, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆31Feb 1, 2026Updated 6 months ago
- ☆20Oct 17, 2024Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16May 6, 2026Updated 3 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated 2 years ago
- ☆58Oct 8, 2024Updated last year
- DeepGate3 for ICCAD2024☆14May 26, 2025Updated last year
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆24Jan 28, 2026Updated 7 months ago
- ☆29Aug 18, 2025Updated last year
- ☆44Apr 11, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- ☆57Jan 6, 2026Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- OrcaLoca: An LLM Agent Framework for Software Issue Localization [ICML 25]☆46Aug 4, 2026Updated 3 weeks ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆17May 22, 2025Updated last year
- AI by AI☆11Oct 19, 2023Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- ☆30Jan 30, 2025Updated last year
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆50Aug 3, 2026Updated 3 weeks ago