Alternatives and similar repositories for MAGE

Users that are interested in MAGE are comparing it to the libraries listed below

• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆153Updated last year
• GATECH-EIC / mg-verilog
  ☆52Updated last year
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆248Updated 11 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆363Updated 6 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆55Updated last year
• yaoxufeng / RTLRewriter-Bench
  ☆44Updated last year
• AutoBench / AutoBench
  ☆35Updated 9 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆33Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆16Updated last year
• shailja-thakur / VGen
  ☆195Updated last year
• IPRC-DIP / CodeV
  ☆53Updated 4 months ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆31Updated 9 months ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆34Updated last year
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆48Updated last year
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆32Updated 7 months ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆40Updated last year
• AutoBench / CorrectBench
  ☆33Updated 3 weeks ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated last month
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆64Updated 7 months ago
• NVlabs / cvdp_benchmark
  ☆110Updated last month
• shailja-thakur / AutoChip
  ☆41Updated 10 months ago
• pku-liang / OriGen
  OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
  ☆28Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆59Updated 7 months ago
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆40Updated 2 years ago
• VCA-EPFL / FSA
  FSA: Fusing FlashAttention within a Single Systolic Array
  ☆84Updated 5 months ago
• linghaosong / Sextans
  An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).
  ☆92Updated last year
• UCLA-DM / HLSyn
  HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
  ☆31Updated 2 years ago
• NVlabs / VerilogCoder
  ☆99Updated 10 months ago
• AUCOHL / RTL-Repo
  RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
  ☆30Updated last year
• mec-UMN / HISIM
  HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…
  ☆61Updated 10 months ago