MAGE: A Multi-Agent Engine for Automated RTL Code Generation
☆88Apr 11, 2025Updated 10 months ago
Alternatives and similar repositories for MAGE
Users that are interested in MAGE are comparing it to the libraries listed below
Sorting:
- ☆112Mar 10, 2025Updated 11 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Verilog evaluation benchmark for large language model☆377Jul 14, 2025Updated 7 months ago
- ☆44May 18, 2024Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆38Jul 9, 2025Updated 7 months ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆22Dec 17, 2024Updated last year
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 8 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Dec 21, 2025Updated 2 months ago
- ☆36Apr 11, 2025Updated 10 months ago
- ☆43Mar 10, 2025Updated 11 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆253Feb 9, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆33Dec 21, 2025Updated 2 months ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- An open-source benchmark for generating design RTL with natural language☆160Nov 8, 2024Updated last year
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆11Nov 2, 2021Updated 4 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆17Nov 20, 2025Updated 3 months ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆22Feb 1, 2026Updated last month
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆20Sep 25, 2025Updated 5 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 8 months ago
- this repository is simulation based on Manikanta Kotaru's two paper: 1."SpotFi: Decimeter Level Localization Using WiFi", SIGCOMM. London…☆18May 13, 2020Updated 5 years ago
- Fix syntax errors of LLM-generated RTL☆43May 23, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Official Implementation of "Circuit Transformer: A Transformer That Preserves Logical Equivalence"☆23Mar 13, 2025Updated 11 months ago
- ☆33Aug 7, 2025Updated 6 months ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- Ongoing research training Mixture of Expert models.☆21Sep 16, 2024Updated last year
- An MLIR-based source-to-source automatic differentiation system.☆15Mar 30, 2023Updated 2 years ago
- ☆125Dec 5, 2025Updated 2 months ago
- ☆23Jan 30, 2025Updated last year
- A library to generate a SIMD code for AVX-512/SVE from a given function string.☆21Jan 20, 2022Updated 4 years ago
- ☆23Nov 25, 2024Updated last year
- ☆17Nov 19, 2023Updated 2 years ago