MAGE: A Multi-Agent Engine for Automated RTL Code Generation
☆91Apr 11, 2025Updated 11 months ago
Alternatives and similar repositories for MAGE
Users that are interested in MAGE are comparing it to the libraries listed below
Sorting:
- ☆126Mar 10, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- Verilog evaluation benchmark for large language model☆386Jul 14, 2025Updated 8 months ago
- ☆38Apr 11, 2025Updated 11 months ago
- ☆45May 18, 2024Updated last year
- this repository is simulation based on Manikanta Kotaru's two paper: 1."SpotFi: Decimeter Level Localization Using WiFi", SIGCOMM. London…☆18May 13, 2020Updated 5 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆40Apr 3, 2025Updated 11 months ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆23Dec 17, 2024Updated last year
- ☆38Dec 21, 2025Updated 3 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆38Jul 9, 2025Updated 8 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆24Dec 21, 2025Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- ☆55Oct 8, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆21Sep 25, 2025Updated 5 months ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- ☆141Mar 11, 2026Updated last week
- ☆35Aug 7, 2025Updated 7 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆265Feb 9, 2025Updated last year
- LLM4DV☆18Sep 30, 2024Updated last year
- An open-source benchmark for generating design RTL with natural language☆174Nov 8, 2024Updated last year
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 9 months ago
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 9 months ago
- ☆14Oct 8, 2024Updated last year
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- MLIR+EqSat☆26Jan 10, 2026Updated 2 months ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆17Nov 20, 2025Updated 4 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 3 weeks ago
- [Mlsys'22] Understanding gnn computational graph: A coordinated computation, io, and memory perspective☆22Sep 11, 2023Updated 2 years ago
- Fix syntax errors of LLM-generated RTL☆44May 23, 2024Updated last year
- Unified Sparse Library Wrapper Based on cuSPARSE☆12May 24, 2022Updated 3 years ago
- An MLIR-based source-to-source automatic differentiation system.☆15Mar 30, 2023Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated last year
- ☆43Mar 10, 2025Updated last year
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year