☆48Jan 6, 2026Updated 4 months ago
Alternatives and similar repositories for CodeV-R1
Users that are interested in CodeV-R1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆40Jul 9, 2025Updated 10 months ago
- ☆60Sep 4, 2025Updated 8 months ago
- ☆19Aug 8, 2024Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Code and data release for FEABench: Evaluating Language Models on Multiphysics Reasoning Ability. [MATH-AI workshop, NeurIPS 2024]☆13May 7, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Noq is an online logic puzzle solver using Python and clasp!☆12Oct 12, 2025Updated 7 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- Project Status: Discontinued, New repository: spec2rtl-plugin☆26Feb 1, 2026Updated 3 months ago
- The goal of this blueprint is to develop an agentic AI workflow that provides insight to the end user on close-to-optimal configuration v…☆32Jun 11, 2025Updated 11 months ago
- ☆39Jul 12, 2025Updated 10 months ago
- 开源扫雷网是专业玩家建设的扫雷排名网站。在这里，你可以上传扫雷录像参与全球排名；也希望有开发能力的雷友可以发挥专业能力，为网站贡献代码、增加功能。Open minesweeper website is a community-built ranking website fo…☆11Updated this week
- [Neurips 2023] Exploring Loss Functions for Time-based Training Strategy in Spiking Neural Networks☆16Nov 28, 2023Updated 2 years ago
- svlib from http://www.verilab.com/resources/svlib/☆26Jun 2, 2020Updated 5 years ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆14Jul 10, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆18Jan 3, 2022Updated 4 years ago
- Open IP in Hardware Description Language.☆32Sep 4, 2023Updated 2 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- ☆167May 10, 2026Updated 2 weeks ago
- ☆31Aug 8, 2020Updated 5 years ago
- ☆17Apr 24, 2026Updated last month
- System on Chip verified with UVM/OSVVM/FV☆36Updated this week
- ☆10Apr 4, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆53Mar 10, 2025Updated last year
- SoC Based on ARM Cortex-M3☆39May 16, 2025Updated last year
- ☆17Apr 6, 2022Updated 4 years ago
- MD5 core in verilog☆13May 1, 2012Updated 14 years ago
- hand drawings of pineapples☆19Mar 31, 2017Updated 9 years ago
- PyBitmessage API frontend for Android using QT5 and python 3☆11Oct 3, 2018Updated 7 years ago
- ☆10Jan 9, 2017Updated 9 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆89Jul 29, 2025Updated 9 months ago
- Automatically exported from code.google.com/p/kinect-depth-map-inpainting-and-filtering☆14Oct 13, 2015Updated 10 years ago
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 6 years ago
- r2live相关论文、代码中文注释以及代码改动☆11Sep 24, 2021Updated 4 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago