☆56Jan 6, 2026Updated 6 months ago
Alternatives and similar repositories for CodeV-R1
Users that are interested in CodeV-R1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Oct 17, 2024Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 10 months ago
- ☆57Jul 13, 2026Updated last week
- ☆63Sep 4, 2025Updated 10 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆43Jul 9, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆25Dec 17, 2024Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆22May 16, 2025Updated last year
- ☆194Jun 8, 2026Updated last month
- ☆17Apr 27, 2026Updated 2 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆32Oct 20, 2024Updated last year
- ☆49May 18, 2024Updated 2 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated 2 years ago
- ☆59Mar 10, 2025Updated last year
- A comprehensive benchmark for AI-aided chip design☆34Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog evaluation benchmark for large language model☆454Jul 14, 2025Updated last year
- ☆13Jan 7, 2025Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆27May 23, 2024Updated 2 years ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆31Dec 11, 2025Updated 7 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆310Feb 9, 2025Updated last year
- ☆174Mar 10, 2025Updated last year
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆23May 29, 2026Updated last month
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SCoRe: Training Language Models to Self-Correct via Reinforcement Learning☆16May 14, 2026Updated 2 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆16Jul 10, 2024Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆210Nov 8, 2024Updated last year
- AI-Powered Hardware Design & Verification Copilot - Plugin for your CLI☆22Jul 12, 2026Updated 2 weeks ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆16May 22, 2025Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆128Apr 11, 2025Updated last year
- ☆17Aug 8, 2025Updated 11 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆34May 4, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated last year
- ☆30Jan 30, 2025Updated last year
- Inference Engine for SiliconMind-V1 Verilog Coding Models☆42Jun 2, 2026Updated last month
- Official Implementation of "Circuit Transformer: A Transformer That Preserves Logical Equivalence"☆28Mar 13, 2025Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated last year
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆60Apr 2, 2026Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆73May 29, 2025Updated last year