aichipdesign / chipgptv
Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
☆10Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for chipgptv
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆21Updated 4 months ago
- ☆45Updated last month
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆20Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- An open-source benchmark for generating design RTL with natural language☆70Updated 2 weeks ago
- ☆130Updated 4 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- An infrastructure for integrated EDA☆38Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated 2 weeks ago
- ☆29Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆129Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 3 weeks ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆17Updated 4 months ago
- ☆21Updated 4 months ago
- LLM4HWDesign Starting Toolkit☆17Updated last month
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- ☆119Updated last month
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆19Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆116Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- ☆31Updated last month
- ☆27Updated 11 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- GPU-based logic synthesis tool☆68Updated 4 months ago
- ☆12Updated 2 years ago
- ☆72Updated last month
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago