aichipdesign / chipgptv
Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
☆14Updated 6 months ago
Alternatives and similar repositories for chipgptv:
Users that are interested in chipgptv are comparing it to the libraries listed below
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆32Updated last month
- An infrastructure for integrated EDA☆38Updated last year
- LLM4HWDesign Starting Toolkit☆17Updated 3 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆46Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 4 months ago
- An open-source benchmark for generating design RTL with natural language☆77Updated 2 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆19Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 2 months ago
- Dataset for ML-guided Accelerator Design☆33Updated 2 months ago
- ☆16Updated 2 years ago
- ☆22Updated 8 months ago
- ☆35Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆48Updated last week
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 3 months ago
- This is a python repo for flattening Verilog☆15Updated last week
- ☆14Updated 2 years ago
- CGRA framework with vectorization support.☆21Updated this week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 months ago
- This is a repo to store circuit design datasets☆15Updated last year
- ☆28Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆12Updated 3 years ago
- ☆68Updated last month
- ☆52Updated 11 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆142Updated 3 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year