Alternatives and similar repositories for chipgptv

Users that are interested in chipgptv are comparing it to the libraries listed below

• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆59Updated last year
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆33Updated 10 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆155Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆16Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆59Updated 3 weeks ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆66Updated 8 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆44Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated last month
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆86Updated 10 months ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆79Updated 8 months ago
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆37Updated last year
• PeterLau61 / DeepRTL
  The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)
  ☆16Updated last month
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆261Updated last year
• magicYang1573 / llm-hardware-test-generation
  ☆33Updated last year
• GATECH-EIC / mg-verilog
  ☆54Updated last year
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆50Updated last year
• shailja-thakur / VGen
  ☆199Updated last year
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆250Updated last year
• zshi0616 / python-deepgate
  ☆27Updated last year
• IPRC-DIP / CodeV
  ☆53Updated 5 months ago
• hkust-zhiyao / NetTAG
  NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
  ☆23Updated last month
• AutoBench / AutoBench
  ☆36Updated 10 months ago
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆19Updated 2 years ago
• wuhy68 / ChatEDA
  ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)
  ☆42Updated 8 months ago
• pku-dasys / cocoon
  An infrastructure for integrated EDA
  ☆42Updated 2 years ago
• pku-liang / OriGen
  OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
  ☆29Updated last year
• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆26Updated 8 months ago
• pku-dasys / easymac
  ☆18Updated 4 years ago
• Picrew / EDA_LLM
  Papers on LLM4EDA from 2023 and 2024
  ☆46Updated last year
• cornell-brg / pymtl3-net
  Project repo for the POSH on-chip network generator
  ☆52Updated 10 months ago