aichipdesign / chipgptv
Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
☆20Updated 8 months ago
Alternatives and similar repositories for chipgptv:
Users that are interested in chipgptv are comparing it to the libraries listed below
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆37Updated 3 months ago
- An infrastructure for integrated EDA☆38Updated last year
- sram/rram/mram.. compiler☆32Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆13Updated 9 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆25Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆26Updated 5 months ago
- ☆26Updated 3 weeks ago
- EDA wiki☆51Updated 2 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- ☆43Updated 5 years ago
- ☆51Updated 5 months ago
- ☆15Updated 4 years ago
- Open source process design kit for 28nm open process☆51Updated 11 months ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆11Updated 7 months ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- A configurable SRAM generator☆47Updated 2 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆31Updated 2 weeks ago
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆17Updated 10 months ago
- An open-source benchmark for generating design RTL with natural language☆97Updated 4 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆15Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago