aichipdesign / chipgptvView external linksLinks
Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
☆36Jun 17, 2025Updated 7 months ago
Alternatives and similar repositories for chipgptv
Users that are interested in chipgptv are comparing it to the libraries listed below
Sorting:
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆59Dec 17, 2024Updated last year
- Signal analyzer CSV to IEEE 1364-2001 VCD file format converter.☆11Aug 13, 2021Updated 4 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Feb 3, 2026Updated last week
- ☆13Oct 8, 2024Updated last year
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last week
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Full State Quantum Circuit Simulation Beyond Memory Limit☆15Aug 5, 2024Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- ☆48Dec 10, 2024Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Dec 26, 2019Updated 6 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- ☆53Sep 4, 2025Updated 5 months ago
- An open-source benchmark for generating design RTL with natural language☆156Nov 8, 2024Updated last year
- Hardware implementation of ORAM☆24Jul 12, 2017Updated 8 years ago
- mRNA☆26Mar 16, 2021Updated 4 years ago
- ☆27Jun 25, 2024Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Feb 23, 2024Updated last year
- Verilog evaluation benchmark for large language model☆372Jul 14, 2025Updated 6 months ago
- ☆29Oct 20, 2019Updated 6 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆37May 17, 2024Updated last year
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆29Updated this week
- An advanced header-only exact synthesis library☆31Nov 24, 2022Updated 3 years ago
- ☆33Nov 6, 2024Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- ☆35Jul 9, 2020Updated 5 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated last month
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆251Feb 9, 2025Updated last year
- A general framework for optimizing DNN dataflow on systolic array☆38Jan 2, 2021Updated 5 years ago
- ☆44May 18, 2024Updated last year