aichipdesign / chipgptvLinks
Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
☆23Updated last week
Alternatives and similar repositories for chipgptv
Users that are interested in chipgptv are comparing it to the libraries listed below
Sorting:
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆42Updated 6 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆17Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- An infrastructure for integrated EDA☆41Updated last year
- ☆25Updated last year
- This is a repo to store circuit design datasets☆18Updated last year
- ☆52Updated 3 weeks ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Fast Symbolic Repair of Hardware Design Code☆24Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- ☆18Updated 2 years ago
- This is a python repo for flattening Verilog☆18Updated last month
- ☆28Updated 3 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆52Updated last month
- ☆27Updated 7 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆18Updated 2 weeks ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆14Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- LLM4HWDesign Starting Toolkit☆17Updated 8 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆14Updated 10 months ago
- ☆31Updated 11 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 weeks ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆14Updated last year
- ☆15Updated 2 years ago
- ☆26Updated this week
- ☆15Updated 4 years ago
- sram/rram/mram.. compiler☆35Updated last year