ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.
☆35Jul 3, 2026Updated 3 months ago
Alternatives and similar repositories for ICRTL-Benchmark
Users that are interested in ICRTL-Benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆64Jul 13, 2026Updated 3 months ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆37Sep 4, 2026Updated last month
- ☆16May 24, 2025Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTLScout is a agentic RTL optimization framework☆67Updated this week
- Python version of tools to work with AIG formatted files☆13Sep 7, 2026Updated last month
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Sep 8, 2026Updated last month
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- HDL property graph☆26Aug 9, 2026Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆72Oct 28, 2024Updated 2 years ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 10 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- 🏝️ Code for our paper: "Privasis: Synthesizing the Largest 'Public' Private Dataset from Scratch"☆16Jul 10, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆50May 18, 2024Updated 2 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆53Jul 22, 2026Updated 3 months ago
- FlowPrefill: Decoupling Preemption from Prefill Scheduling Granularity to Mitigate Head-of-Line Blocking in LLM Serving☆12Aug 3, 2026Updated 2 months ago
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- An agentic context evolution approach for RTL coding☆39Sep 20, 2026Updated last month
- Verilog evaluation benchmark for large language model☆490Jul 14, 2025Updated last year
- ☆16May 6, 2026Updated 5 months ago
- An open-source benchmark for generating design RTL with natural language☆242Aug 15, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A RTL Synthesizer that can convert Verilog HDL into transistor-level netlist which can be simulated by Spice☆13Jan 4, 2025Updated last year
- ☆16Jun 17, 2026Updated 4 months ago
- ☆44Dec 21, 2025Updated 10 months ago
- ☆241Jun 8, 2026Updated 4 months ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆37Jul 24, 2025Updated last year
- ☆36Jun 18, 2026Updated 4 months ago
- UVM-SystemC reference implementation☆23Oct 9, 2026Updated 3 weeks ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆30Jun 25, 2024Updated 2 years ago
- Verilog Generation with Reinforcement Learning☆12Jul 15, 2025Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- ☆191Mar 10, 2025Updated last year
- Official implementation for the paper "Video-Based Reward Modeling for Computer-Use Agents"☆18Mar 14, 2026Updated 7 months ago
- In this realtime car detection we are using YOLOV8 model also known as Ultralytics, for the detection of vehicles and deep_sort_pytorch. …☆17Feb 8, 2025Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆62Dec 17, 2024Updated last year