☆194Jun 8, 2026Updated last month
Alternatives and similar repositories for cvdp_benchmark
Users that are interested in cvdp_benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆57Jul 13, 2026Updated last week
- Verilog evaluation benchmark for large language model☆454Jul 14, 2025Updated last year
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆31Dec 11, 2025Updated 7 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆45Updated this week
- ☆174Mar 10, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The first large scale formally verified reasoning dataset for Verilog☆22May 16, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆128Apr 11, 2025Updated last year
- ☆56Jan 6, 2026Updated 6 months ago
- ☆49May 18, 2024Updated 2 years ago
- ☆28Aug 18, 2025Updated 11 months ago
- An open-source benchmark for generating design RTL with natural language☆210Nov 8, 2024Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆64Oct 28, 2024Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆16Aug 13, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆310Feb 9, 2025Updated last year
- ☆43Apr 11, 2025Updated last year
- ☆17Aug 8, 2025Updated 11 months ago
- ☆42Dec 21, 2025Updated 7 months ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆22Jan 28, 2026Updated 5 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆43Jul 9, 2025Updated last year
- A comprehensive benchmark for AI-aided chip design☆34Updated this week
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆32Oct 20, 2024Updated last year
- ☆30Jan 30, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆30Feb 1, 2026Updated 5 months ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆31Jul 24, 2025Updated last year
- Benchmarking LLM agents on real-world hardware bug repair tasks☆36Jun 28, 2026Updated 3 weeks ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆13Jan 20, 2023Updated 3 years ago
- ☆292Jul 8, 2024Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆27Jun 9, 2025Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year