☆125Dec 5, 2025Updated 3 months ago
Alternatives and similar repositories for cvdp_benchmark
Users that are interested in cvdp_benchmark are comparing it to the libraries listed below
Sorting:
- The first large scale formally verified reasoning dataset for Verilog☆20May 16, 2025Updated 9 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆37Apr 3, 2025Updated 11 months ago
- ☆117Mar 10, 2025Updated 11 months ago
- ☆23Jan 30, 2025Updated last year
- ☆44May 18, 2024Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- Verilog evaluation benchmark for large language model☆378Jul 14, 2025Updated 7 months ago
- ☆14Feb 3, 2025Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- gdsfactory implementation of LXT PDK.☆17Updated this week
- ☆39Jan 6, 2026Updated 2 months ago
- a mini 2x2 systolic array and PE demo☆68Dec 21, 2025Updated 2 months ago
- ☆37Apr 11, 2025Updated 10 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- ☆265Jul 8, 2024Updated last year
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆88Apr 11, 2025Updated 10 months ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆22Dec 17, 2024Updated last year
- ☆33Aug 7, 2025Updated 6 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆24Dec 21, 2025Updated 2 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆255Feb 9, 2025Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- ☆21Feb 20, 2026Updated 2 weeks ago
- ☆26Dec 8, 2024Updated last year
- Example of how to get started with olofk/fusesoc.☆19Jul 25, 2021Updated 4 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆39Feb 23, 2026Updated last week
- Generative Benchmark for LLM-Aided Hardware Design☆27Jun 4, 2025Updated 9 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- ☆16Dec 3, 2024Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆59Dec 17, 2024Updated last year
- ☆42Dec 16, 2025Updated 2 months ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- FP4 MAC Array☆19Apr 14, 2024Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆67Jan 13, 2025Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆31Dec 13, 2023Updated 2 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Feb 27, 2026Updated last week