Alternatives and similar repositories for cvdp_benchmark

Users that are interested in cvdp_benchmark are comparing it to the libraries listed below

• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆303Updated 3 weeks ago
• shailja-thakur / VGen
  ☆179Updated 9 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆126Updated 9 months ago
• NVlabs / VerilogCoder
  ☆51Updated 5 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆215Updated 6 months ago
• NVlabs / INSTA
  ☆84Updated last month
• AutoBench / AutoBench
  ☆25Updated 4 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆14Updated 11 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆53Updated 4 months ago
• IntelLabs / FloorSet
  ☆74Updated 2 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆36Updated 9 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆51Updated 2 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆52Updated 2 months ago
• tsung-wei-huang / ece5960-physical-design
  ☆39Updated 2 years ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆22Updated 4 months ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆43Updated 2 months ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆201Updated this week
• zshi0616 / python-deepgate
  ☆22Updated last year
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆59Updated 2 weeks ago
• NVlabs / CircuitOps
  ☆88Updated last month
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆131Updated 3 weeks ago
• laiyao1 / AnalogCoder
  ☆70Updated 4 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆36Updated last year
• The-OpenROAD-Project / asap7
  ☆179Updated 5 months ago
• zslwyuan / AutoCellLibX
  AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
  ☆15Updated 2 years ago
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆25Updated 6 months ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆257Updated 2 weeks ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆18Updated 3 months ago
• pnnl / soda-opt
  ☆47Updated last month