☆158Apr 29, 2026Updated last week
Alternatives and similar repositories for cvdp_benchmark
Users that are interested in cvdp_benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Oct 17, 2024Updated last year
- ☆146Mar 10, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated 11 months ago
- ☆46May 18, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆23Dec 17, 2024Updated last year
- Verilog evaluation benchmark for large language model☆421Jul 14, 2025Updated 9 months ago
- ☆25Jan 30, 2025Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆58Oct 28, 2024Updated last year
- ☆58Sep 4, 2025Updated 8 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆39Jul 9, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆148Jul 23, 2025Updated 9 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆289Feb 9, 2025Updated last year
- ☆46Jan 6, 2026Updated 4 months ago
- ☆278Jul 8, 2024Updated last year
- Datasets for EDA LLM research☆43Jan 17, 2025Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆97Feb 27, 2026Updated 2 months ago
- An openconnect GUI client for macOS.☆11May 9, 2023Updated 2 years ago
- ☆41Apr 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- Evaluate your model using advanced prompt strategies☆21Jan 30, 2026Updated 3 months ago
- GLSearch: Maximum Common Subgraph Detection via Learning to Search☆24Jun 25, 2023Updated 2 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆29May 4, 2025Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆42Feb 23, 2026Updated 2 months ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated last year
- ☆21Apr 15, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆46Aug 7, 2025Updated 8 months ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆30Dec 13, 2023Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆273Sep 30, 2025Updated 7 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25Dec 21, 2025Updated 4 months ago
- ☆42Dec 21, 2025Updated 4 months ago
- ACM TODAES Best Paper Award, 2022☆34Oct 24, 2023Updated 2 years ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆32Oct 20, 2024Updated last year