Alternatives and similar repositories for cvdp_benchmark

Users that are interested in cvdp_benchmark are comparing it to the libraries listed below

• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆350Updated 5 months ago
• shailja-thakur / VGen
  ☆192Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆75Updated 8 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆241Updated 10 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆150Updated last year
• GATECH-EIC / mg-verilog
  ☆51Updated last year
• IPRC-DIP / CodeV
  ☆53Updated 3 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆15Updated last year
• AutoBench / AutoBench
  ☆33Updated 8 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆42Updated last year
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆44Updated last year
• laiyao1 / ArithTreeRL
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆13Updated last year
• HPAI-BSC / TuRTLe
  TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
  ☆35Updated 2 weeks ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆54Updated last year
• NVlabs / VerilogCoder
  ☆87Updated 9 months ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆29Updated 8 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆257Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆59Updated 6 months ago
• NVlabs / CircuitOps
  ☆95Updated 5 months ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆73Updated 6 months ago
• shailja-thakur / AutoChip
  ☆39Updated 9 months ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆141Updated 4 months ago
• laiyao1 / AnalogCoder
  ☆105Updated 3 months ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆39Updated last year
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated 7 months ago
• NVlabs / INSTA
  ☆90Updated 5 months ago
• UCLA-DM / HLSyn
  HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"
  ☆30Updated 2 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆74Updated last week
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆30Updated 6 months ago
• IntelLabs / FloorSet
  ☆77Updated 6 months ago