Alternatives and similar repositories for cvdp_benchmark

Users that are interested in cvdp_benchmark are comparing it to the libraries listed below

• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆361Updated 5 months ago
• shailja-thakur / VGen
  ☆193Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆80Updated 9 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆153Updated last year
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆246Updated 11 months ago
• AutoBench / AutoBench
  ☆34Updated 9 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆16Updated last year
• yaoxufeng / RTLRewriter-Bench
  ☆44Updated last year
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆47Updated last year
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆257Updated last year
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆30Updated 8 months ago
• NVlabs / VerilogCoder
  ☆93Updated 10 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆55Updated last year
• GATECH-EIC / mg-verilog
  ☆52Updated last year
• HPAI-BSC / TuRTLe
  TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
  ☆37Updated last month
• NVlabs / CircuitOps
  ☆97Updated 6 months ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated 3 weeks ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆141Updated 5 months ago
• shailja-thakur / AutoChip
  ☆40Updated 10 months ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆75Updated 7 months ago
• IntelLabs / FloorSet
  ☆77Updated this week
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆62Updated 7 months ago
• NVlabs / INSTA
  ☆91Updated 6 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆75Updated last month
• ai4eda / awesome-AI4EDA
  This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…
  ☆181Updated 6 months ago
• IPRC-DIP / CodeV
  ☆53Updated 4 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆34Updated 9 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆31Updated 6 months ago
• laiyao1 / AnalogCoder
  ☆115Updated last week
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆40Updated last year