NVlabs / cvdp_benchmarkLinks
☆69Updated 3 weeks ago
Alternatives and similar repositories for cvdp_benchmark
Users that are interested in cvdp_benchmark are comparing it to the libraries listed below
Sorting:
- Verilog evaluation benchmark for large language model☆311Updated last month
- An open-source benchmark for generating design RTL with natural language☆130Updated 9 months ago
- ☆179Updated 10 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆58Updated 4 months ago
- ☆54Updated 5 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆223Updated 6 months ago
- ☆14Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- ☆26Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- ☆85Updated 2 months ago
- ☆78Updated 2 weeks ago
- ☆74Updated 2 months ago
- ☆74Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆216Updated this week
- ☆53Updated 3 months ago
- ☆36Updated last year
- ☆16Updated 3 years ago
- ☆105Updated 5 years ago
- Datasets for EDA LLM research☆32Updated 7 months ago
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- ☆148Updated 2 years ago
- ☆32Updated 5 months ago
- ☆225Updated last year
- ☆39Updated 2 years ago
- ☆90Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆51Updated 7 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆23Updated 4 months ago