☆167May 10, 2026Updated 2 weeks ago
Alternatives and similar repositories for cvdp_benchmark
Users that are interested in cvdp_benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Oct 17, 2024Updated last year
- ☆160Mar 10, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated last year
- ☆48May 18, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆24Dec 17, 2024Updated last year
- Verilog evaluation benchmark for large language model☆433Jul 14, 2025Updated 10 months ago
- ☆26Jan 30, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆62Oct 28, 2024Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆113Apr 11, 2025Updated last year
- ☆60Sep 4, 2025Updated 8 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆40Jul 9, 2025Updated 10 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆149Jul 23, 2025Updated 10 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆292Feb 9, 2025Updated last year
- ☆48Jan 6, 2026Updated 4 months ago
- ☆281Jul 8, 2024Updated last year
- Datasets for EDA LLM research☆43Jan 17, 2025Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆99Feb 27, 2026Updated 2 months ago
- ☆14Oct 8, 2024Updated last year
- a mini 2x2 systolic array and PE demo☆72Dec 21, 2025Updated 5 months ago
- An openconnect GUI client for macOS.☆11May 9, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆41Apr 11, 2025Updated last year
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- Evaluate your model using advanced prompt strategies☆21Jan 30, 2026Updated 3 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆43Feb 23, 2026Updated 3 months ago
- Fix syntax errors of LLM-generated RTL☆49May 23, 2024Updated 2 years ago
- GLSearch: Maximum Common Subgraph Detection via Learning to Search☆25Jun 25, 2023Updated 2 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆21Apr 15, 2026Updated last month
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆32May 4, 2025Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆32Dec 13, 2023Updated 2 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25Dec 21, 2025Updated 5 months ago
- ☆50Aug 7, 2025Updated 9 months ago
- ☆42Dec 21, 2025Updated 5 months ago
- ACM TODAES Best Paper Award, 2022☆34Oct 24, 2023Updated 2 years ago