NVlabs / cvdp_benchmarkLinks
☆94Updated 2 weeks ago
Alternatives and similar repositories for cvdp_benchmark
Users that are interested in cvdp_benchmark are comparing it to the libraries listed below
Sorting:
- Verilog evaluation benchmark for large language model☆342Updated 4 months ago
- ☆190Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆238Updated 9 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆72Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- ☆32Updated 7 months ago
- ☆52Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆42Updated last year
- ☆50Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆34Updated last week
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆27Updated 7 months ago
- ☆15Updated last year
- ☆40Updated last year
- ☆251Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆89Updated 5 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- ☆38Updated 8 months ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆173Updated 5 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆52Updated 11 months ago
- ☆55Updated 5 months ago
- ☆81Updated 8 months ago
- ☆92Updated 4 months ago
- ☆99Updated 3 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆66Updated 5 months ago
- Fast Symbolic Repair of Hardware Design Code☆28Updated 10 months ago
- Datasets for EDA LLM research☆35Updated 10 months ago
- ☆21Updated 9 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆31Updated 5 months ago