☆183Jun 8, 2026Updated 3 weeks ago
Alternatives and similar repositories for cvdp_benchmark
Users that are interested in cvdp_benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Oct 17, 2024Updated last year
- ☆170Mar 10, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated last year
- ☆49May 18, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆25Dec 17, 2024Updated last year
- Verilog evaluation benchmark for large language model☆450Jul 14, 2025Updated 11 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆30Jan 30, 2025Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆63Oct 28, 2024Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆123Apr 11, 2025Updated last year
- ☆61Sep 4, 2025Updated 10 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆41Jul 9, 2025Updated 11 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆150Jul 23, 2025Updated 11 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆304Feb 9, 2025Updated last year
- ☆54Jan 6, 2026Updated 6 months ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- ☆290Jul 8, 2024Updated last year
- ☆14Oct 8, 2024Updated last year
- a mini 2x2 systolic array and PE demo☆74Dec 21, 2025Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Collection of digital hardware modules & projects (benchmarks)☆103Feb 27, 2026Updated 4 months ago
- ☆42Apr 11, 2025Updated last year
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆44Feb 23, 2026Updated 4 months ago
- Fix syntax errors of LLM-generated RTL☆53May 23, 2024Updated 2 years ago
- GLSearch: Maximum Common Subgraph Detection via Learning to Search☆25Jun 25, 2023Updated 3 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆32May 4, 2025Updated last year
- ☆21Jun 26, 2026Updated last week
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆32Dec 13, 2023Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆284Sep 30, 2025Updated 9 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated last month
- ☆42Dec 21, 2025Updated 6 months ago
- ACM TODAES Best Paper Award, 2022☆35Oct 24, 2023Updated 2 years ago