This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization. MCP server for a collection of open-source EDA tools
☆84Jul 29, 2025Updated 9 months ago
Alternatives and similar repositories for MCP4EDA
Users that are interested in MCP4EDA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Aug 8, 2024Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆23Sep 25, 2025Updated 7 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆51May 21, 2025Updated 11 months ago
- MCP server for GNU Radio☆40Mar 31, 2026Updated last month
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- 该项目需将多个eis数据（包含频率、实部、虚部）汇总到一个excel表格中（每个sheet一份数据），可将多个eis数据批量转化为DRT图谱。☆21Sep 19, 2024Updated last year
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Parasitic Extraction for KLayout☆41Apr 15, 2026Updated 2 weeks ago
- LiteX based FPGA gateware for Thunderscope.☆30Apr 21, 2026Updated last week
- 2d laser scan data to 3d point cloud☆10Feb 10, 2022Updated 4 years ago
- Code and data release for FEABench: Evaluating Language Models on Multiphysics Reasoning Ability. [MATH-AI workshop, NeurIPS 2024]☆13May 7, 2025Updated 11 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated last week
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆21Feb 24, 2026Updated 2 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- PlutoSDR PYNQ Image☆15Aug 14, 2024Updated last year
- ☆22Feb 3, 2026Updated 2 months ago
- ☆44Jan 6, 2026Updated 3 months ago
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆15Dec 1, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆285Feb 9, 2025Updated last year
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- mojito☆12May 1, 2018Updated 7 years ago
- 一些小的python脚本☆13Nov 13, 2025Updated 5 months ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆21Nov 9, 2025Updated 5 months ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Jan 22, 2026Updated 3 months ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- a derivative of Lar's Arduino GPSDO☆10Nov 1, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TBD☆15Feb 6, 2025Updated last year
- SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.☆10Jul 15, 2021Updated 4 years ago
- FPGA for uSDR☆21Apr 18, 2026Updated last week
- ☆12Nov 8, 2025Updated 5 months ago
- VS Code extension for EDAcation - Learning environment for digital hardware design.☆18Apr 20, 2026Updated last week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆147Jan 23, 2024Updated 2 years ago
- Organic Electronic Device Simulator☆15Dec 14, 2019Updated 6 years ago