NellyW8 / MCP4EDAView external linksLinks
This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization. MCP server for a collection of open-source EDA tools
☆60Jul 29, 2025Updated 6 months ago
Alternatives and similar repositories for MCP4EDA
Users that are interested in MCP4EDA are comparing it to the libraries listed below
Sorting:
- Pytorch Code for FedHyper☆11Aug 28, 2024Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated last year
- LiteX based FPGA gateware for Thunderscope.☆28Jan 4, 2026Updated last month
- A framework for building hardware verification platform using software method☆32Dec 24, 2025Updated last month
- ☆12Aug 25, 2022Updated 3 years ago
- ☆12Nov 8, 2025Updated 3 months ago
- ☆44May 18, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- Python program to calculates the real and imaginary part of the dielectric function, real and imaginary part of the refractive index for …☆12Sep 9, 2015Updated 10 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Jan 22, 2026Updated 3 weeks ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆13Jun 28, 2024Updated last year
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆10Jun 17, 2020Updated 5 years ago
- ☆12Mar 10, 2024Updated last year
- Open Source HVS for geiger counters.☆10Jan 20, 2026Updated 3 weeks ago
- ☆11Oct 24, 2024Updated last year
- MCP server for GNU Radio☆30Jan 5, 2026Updated last month
- A standalone CXL-enabled system simulator.☆18Jan 10, 2026Updated last month
- ☆12Nov 16, 2018Updated 7 years ago
- ☆14Nov 28, 2024Updated last year
- MoE-Visualizer is a tool designed to visualize the selection of experts in Mixture-of-Experts (MoE) models.☆16Apr 8, 2025Updated 10 months ago
- Pomodoro Timer for M5Stack Core Ink device☆11Jun 6, 2021Updated 4 years ago
- SoapySDR Red Pitaya module☆10Oct 9, 2025Updated 4 months ago
- ☆33Jan 6, 2026Updated last month
- ☆11Mar 3, 2025Updated 11 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- VS Code extension for EDAcation - Learning environment for digital hardware design.☆16Updated this week
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Feb 2, 2026Updated last week
- NanoOpt: Deriving potentials for coarse-grained nanoparticles via potential-matching☆10Oct 8, 2021Updated 4 years ago
- ☆15Aug 8, 2024Updated last year
- A driver for the XPT2046 touchScreen driver for STM32.☆11Dec 4, 2021Updated 4 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- ADA4522-2ARMZ Lownoise Amp☆11Jul 3, 2022Updated 3 years ago
- Hardware design for modular CNC controller☆14May 13, 2025Updated 9 months ago
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 2 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- SystemVerilog file list pruner☆16Updated this week
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 6 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Jan 15, 2026Updated 3 weeks ago