This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization. MCP server for a collection of open-source EDA tools
☆64Jul 29, 2025Updated 7 months ago
Alternatives and similar repositories for MCP4EDA
Users that are interested in MCP4EDA are comparing it to the libraries listed below
Sorting:
- ☆28Jul 12, 2025Updated 7 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆21Sep 25, 2025Updated 5 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆45May 21, 2025Updated 9 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated last year
- LiteX based FPGA gateware for Thunderscope.☆28Updated this week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- ☆13Aug 25, 2022Updated 3 years ago
- ☆12Nov 8, 2025Updated 3 months ago
- ☆44May 18, 2024Updated last year
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆10Jun 17, 2020Updated 5 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 6 months ago
- MCP server for GNU Radio☆31Jan 5, 2026Updated 2 months ago
- ☆11Oct 24, 2024Updated last year
- mojito☆12May 1, 2018Updated 7 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆13Feb 11, 2026Updated 3 weeks ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Jan 22, 2026Updated last month
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Python program to calculates the real and imaginary part of the dielectric function, real and imaginary part of the refractive index for …☆12Sep 9, 2015Updated 10 years ago
- ADA4522-2ARMZ Lownoise Amp☆11Jul 3, 2022Updated 3 years ago
- Pomodoro Timer for M5Stack Core Ink device☆11Jun 6, 2021Updated 4 years ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- ☆17Apr 7, 2022Updated 3 years ago
- ☆11Mar 3, 2025Updated last year
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 2 years ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- A Python based Jinja System for creating C++ Headers for Embedded Programming☆17Aug 28, 2025Updated 6 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- ☆15Aug 8, 2024Updated last year
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Updated this week
- SystemVerilog file list pruner☆16Updated this week
- SoapySDR Red Pitaya module☆10Oct 9, 2025Updated 4 months ago
- ☆12Nov 16, 2018Updated 7 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆49Feb 24, 2026Updated last week
- Run ROOT Macros inside VS Code!☆15Mar 22, 2021Updated 4 years ago