Alternatives and similar repositories for MCP4EDA

Users that are interested in MCP4EDA are comparing it to the libraries listed below

• NVlabs / VerilogCoder
  ☆65Updated 6 months ago
• ReuelReuben / vsdSRAM
  SRAM
  ☆22Updated 5 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆19Updated 4 months ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆54Updated last month
• parallaxsw / OpenSTA
  ☆87Updated last week
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆61Updated last year
• iamkrvikash / OpenSRAM
  SRAM Design using OpenSource Applications
  ☆22Updated 4 years ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆131Updated 10 months ago
• RIOSLaboratory / OpenXRAM
  sram/rram/mram.. compiler
  ☆42Updated 2 years ago
• shailja-thakur / VGen
  ☆183Updated 11 months ago
• vsdip / vsdsram_sky130
  ☆42Updated 3 years ago
• ncsu-eda / FreePDK3
  ☆172Updated 4 years ago
• shailja-thakur / AutoChip
  ☆37Updated 6 months ago
• NVlabs / INSTA
  ☆86Updated 3 months ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆84Updated 4 months ago
• IntelLabs / FloorSet
  ☆77Updated 3 months ago
• ShonTaware / SRAM_SKY130
  Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
  ☆78Updated 4 years ago
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆113Updated last year
• pulp-platform / cheshire-ihp130-o
  ☆53Updated 5 months ago
• Chainsaw-Team / Chainsaw
  a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…
  ☆65Updated last year
• zebmehring / Processor-Cache
  A Verilog implementation of a processor cache.
  ☆28Updated 7 years ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆88Updated last year
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆42Updated 2 years ago
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆29Updated 2 years ago
• esynr3z / axi_vip_demo
  Xilinx AXI VIP example of use
  ☆42Updated 4 years ago
• The-OpenROAD-Project / asap7
  ☆188Updated 6 months ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆37Updated 2 years ago
• pulp-platform / serial_link
  A simple, scalable, source-synchronous, all-digital DDR link
  ☆30Updated 3 months ago
• mohamed / fsm2sv
  SystemVerilog FSM generator
  ☆32Updated last year