This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization. MCP server for a collection of open-source EDA tools
☆89Jul 29, 2025Updated 9 months ago
Alternatives and similar repositories for MCP4EDA
Users that are interested in MCP4EDA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆39Jul 12, 2025Updated 10 months ago
- ☆19Aug 8, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆53May 21, 2025Updated last year
- MCP server for GNU Radio☆41Mar 31, 2026Updated last month
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- LiteX based FPGA gateware for Thunderscope.☆30Apr 21, 2026Updated last month
- Code and data release for FEABench: Evaluating Language Models on Multiphysics Reasoning Ability. [MATH-AI workshop, NeurIPS 2024]☆13May 7, 2025Updated last year
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated last month
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆25Feb 24, 2026Updated 2 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- PlutoSDR PYNQ Image☆15Aug 14, 2024Updated last year
- Project Status: Discontinued, New repository: spec2rtl-plugin☆26Feb 1, 2026Updated 3 months ago
- ☆22Feb 3, 2026Updated 3 months ago
- ☆48Jan 6, 2026Updated 4 months ago
- Python bindings for openlava☆10Oct 24, 2019Updated 6 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆292Feb 9, 2025Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated last year
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- mojito☆12May 1, 2018Updated 8 years ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- 🇨🇳 SWCC — Democratic Centralism Multi-Agent Orchestration for Claude Code (民主集中制多智能体编排)☆63Mar 13, 2026Updated 2 months ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Jan 22, 2026Updated 3 months ago
- 64QAM Wireless communication on ADALM-PLUTO (a SDR active learning module), written in MATLAB, based on some APIs and existing functions.☆18Jul 4, 2023Updated 2 years ago
- a derivative of Lar's Arduino GPSDO☆10Nov 1, 2023Updated 2 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.☆10Jul 15, 2021Updated 4 years ago
- Web interface for job information☆14Jul 23, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 2 years ago
- VS Code extension for EDAcation - Learning environment for digital hardware design.☆19May 9, 2026Updated last week
- Organic Electronic Device Simulator☆15Dec 14, 2019Updated 6 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- Spectral Toolkit of Algorithms for Graphs☆14Jun 6, 2025Updated 11 months ago
- ☆13Aug 25, 2022Updated 3 years ago
- Python program to calculates the real and imaginary part of the dielectric function, real and imaginary part of the refractive index for …☆12Sep 9, 2015Updated 10 years ago