Alternatives and similar repositories for CodeV:

Users that are interested in CodeV are comparing it to the libraries listed below

• GATECH-EIC / mg-verilog
  ☆41Updated 6 months ago
• wuhy68 / ChatEDAv1
  ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
  ☆22Updated 9 months ago
• magicYang1573 / llm-hardware-test-generation
  ☆27Updated 9 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆41Updated 2 weeks ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆39Updated 4 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆31Updated 11 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆183Updated 2 months ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆16Updated 2 weeks ago
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆17Updated 6 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆103Updated 5 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆21Updated 9 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆12Updated 7 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆27Updated 5 months ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆26Updated 8 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆45Updated 7 months ago
• ACADLab / SA-DS
  ☆11Updated 8 months ago
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆16Updated last year
• AUCOHL / RTL-Repo
  RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
  ☆13Updated 10 months ago
• shailja-thakur / VGen
  ☆145Updated 6 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆51Updated 6 months ago
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆40Updated last year
• pku-liang / OriGen
  OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)
  ☆18Updated 6 months ago
• zshi0616 / python-deepgate
  ☆22Updated 10 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆13Updated 3 weeks ago
• pku-dasys / easymac
  ☆16Updated 3 years ago
• UCLA-VAST / AutoDSE
  ACM TODAES Best Paper Award, 2022
  ☆23Updated last year
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆250Updated 2 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆183Updated 9 months ago
• DfX-NYUAD / LLM4IC
  LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust
  ☆26Updated 11 months ago
• AutoBench / AutoBench
  ☆22Updated 2 weeks ago