Alternatives and similar repositories for CodeV:

Users that are interested in CodeV are comparing it to the libraries listed below

• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆142Updated 3 months ago
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆17Updated 3 months ago
• GATECH-EIC / mg-verilog
  ☆35Updated 3 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆77Updated 2 months ago
• shailja-thakur / VGen
  ☆125Updated 3 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆20Updated 2 months ago
• yuzeng2333 / autoGenILA
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆13Updated last year
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆40Updated last year
• wuhy68 / ChatEDAv1
  ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
  ☆18Updated 6 months ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆26Updated 4 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆146Updated 6 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆203Updated 4 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆14Updated 6 months ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆15Updated last week
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆15Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆39Updated 4 months ago
• RipperJ / FADO
  [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs
  ☆23Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆11Updated 4 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆32Updated last month
• mit-han-lab / spatten
  [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning
  ☆81Updated 4 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆46Updated 3 months ago
• UCLA-VAST / AutoDSE
  ACM TODAES Best Paper Award, 2022
  ☆24Updated last year
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆36Updated last week
• sjtu-zhao-lab / hierarchical-gnn-for-hls
  DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"
  ☆13Updated last month
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆10Updated 7 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆22Updated 8 months ago
• shailja-thakur / AutoChip
  ☆19Updated last month
• shailja-thakur / CodeGen-Fine-Tuning
  ☆34Updated 3 months ago
• pku-dasys / easymac
  ☆16Updated 2 years ago
• magicYang1573 / llm-hardware-test-generation
  ☆22Updated 6 months ago