☆53Sep 4, 2025Updated 5 months ago
Alternatives and similar repositories for CodeV
Users that are interested in CodeV are comparing it to the libraries listed below
Sorting:
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 9 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆38Jul 9, 2025Updated 7 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆14Jul 10, 2024Updated last year
- ☆39Jan 6, 2026Updated last month
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆32Jun 5, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆44May 21, 2025Updated 9 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆253Feb 9, 2025Updated last year
- Equivalence checking with Yosys☆58Updated this week
- Taiwei-3D-Flow☆42Updated this week
- ☆54Oct 8, 2024Updated last year
- ☆14Oct 8, 2024Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆37Jun 17, 2025Updated 8 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆20Sep 25, 2025Updated 5 months ago
- LiteX-based gateware for LimeSDR boards.☆19Updated this week
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 9 months ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- An extention to the GaLore paper, to perform Natural Gradient Descent in low rank subspace☆18Oct 21, 2024Updated last year
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- [SIGMETRICS 2022] One Proxy Device Is Enough for Hardware-Aware Neural Architecture Search☆13Nov 3, 2021Updated 4 years ago
- Verilog evaluation benchmark for large language model☆377Jul 14, 2025Updated 7 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Modular Adversarial Robustness Toolkit☆21Jul 11, 2025Updated 7 months ago
- ☆44May 18, 2024Updated last year
- ☆20Apr 9, 2025Updated 10 months ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- Fast Floating Point Operators for High Level Synthesis☆24Feb 23, 2023Updated 3 years ago
- ☆16Apr 10, 2023Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆20Nov 18, 2019Updated 6 years ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Updated this week
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆39Updated this week
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆22Dec 7, 2023Updated 2 years ago
- ☆66Dec 27, 2025Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 3 years ago