☆61Sep 4, 2025Updated 9 months ago
Alternatives and similar repositories for CodeV
Users that are interested in CodeV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆32May 4, 2025Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆41Jul 9, 2025Updated 11 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆15Jul 10, 2024Updated last year
- ☆52Jan 6, 2026Updated 5 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- ☆23Dec 7, 2023Updated 2 years ago
- Verilog evaluation benchmark for large language model☆446Jul 14, 2025Updated 11 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆302Feb 9, 2025Updated last year
- ☆57Oct 8, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- ☆14Oct 8, 2024Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆55May 21, 2025Updated last year
- Equivalence checking with Yosys☆60Jun 4, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆26Sep 25, 2025Updated 9 months ago
- ☆49May 18, 2024Updated 2 years ago
- ☆24Apr 9, 2025Updated last year
- ☆180Jun 8, 2026Updated 3 weeks ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆150Jul 23, 2025Updated 11 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆44Feb 23, 2026Updated 4 months ago
- coursier CLI launchers☆15Jun 22, 2026Updated last week
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- This repo includes XiangShan's function units☆31Updated this week
- 南京大学计算机系2024春季学期数字逻辑与计算机组成课程实验☆25Jun 25, 2024Updated 2 years ago
- ☆207Oct 17, 2024Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆36Aug 13, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆288Jul 8, 2024Updated last year
- 国科大 并发数据结构与多核编程☆18Jan 25, 2019Updated 7 years ago
- ☆45Dec 28, 2023Updated 2 years ago
- ☆11Apr 16, 2023Updated 3 years ago
- ☆43May 7, 2026Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆56Jan 20, 2026Updated 5 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆123Apr 11, 2025Updated last year