IPRC-DIP / CodeVLinks
☆49Updated last month
Alternatives and similar repositories for CodeV
Users that are interested in CodeV are comparing it to the libraries listed below
Sorting:
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆227Updated 8 months ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- ☆24Updated 5 months ago
- ☆31Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆63Updated 6 months ago
- ☆48Updated last year
- ☆184Updated 11 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆49Updated 9 months ago
- ☆38Updated 7 months ago
- ☆14Updated last year
- Verilog evaluation benchmark for large language model☆323Updated 2 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- ☆28Updated 6 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆25Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆28Updated last month
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆22Updated last year
- ☆68Updated 7 months ago
- ☆40Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆30Updated last year
- ☆238Updated last year
- ☆54Updated 4 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆51Updated last month
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆28Updated 3 months ago
- This is a python repo for flattening Verilog