IPRC-DIP / CodeVLinks
☆43Updated 3 weeks ago
Alternatives and similar repositories for CodeV
Users that are interested in CodeV are comparing it to the libraries listed below
Sorting:
- ☆31Updated 11 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆14Updated last year
- ☆46Updated 8 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆17Updated 2 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆203Updated 4 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆42Updated 6 months ago
- An open-source benchmark for generating design RTL with natural language☆112Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 3 weeks ago
- ☆20Updated last month
- ☆24Updated 2 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆46Updated 2 months ago
- ☆28Updated 3 months ago
- ☆14Updated 9 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆23Updated last week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆31Updated 7 months ago
- ☆155Updated 8 months ago
- Verilog evaluation benchmark for large language model☆279Updated 4 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆38Updated 3 months ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆14Updated last year
- LLM4HWDesign Starting Toolkit☆17Updated 8 months ago
- ACM TODAES Best Paper Award, 2022☆25Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆20Updated last week
- A toolchain for rapid design space exploration of chiplet architectures☆52Updated last month
- This is a repo to store circuit design datasets☆18Updated last year
- ☆26Updated this week
- ☆22Updated 2 months ago
- ☆52Updated 3 weeks ago
- This is a python repo for flattening Verilog☆18Updated last month
- ☆25Updated last year