☆65Sep 4, 2025Updated last year
Alternatives and similar repositories for CodeV
Users that are interested in CodeV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆59Jan 6, 2026Updated 9 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆34May 4, 2025Updated last year
- ☆23Dec 7, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- ☆64Jul 13, 2026Updated 3 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆16Jul 10, 2024Updated 2 years ago
- ☆58Oct 8, 2024Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- ☆50May 18, 2024Updated 2 years ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- A tool to compile your RTL files into GDSII layouts.☆12Sep 9, 2025Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆327Feb 9, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆16May 24, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆45Apr 13, 2025Updated last year
- Verilog evaluation benchmark for large language model☆490Jul 14, 2025Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆35Oct 20, 2024Updated 2 years ago
- ☆211Oct 17, 2024Updated 2 years ago
- An agentic context evolution approach for RTL coding☆39Sep 20, 2026Updated last month
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆37Sep 4, 2026Updated last month
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- Introduction to IC Design☆52Oct 18, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆20Feb 25, 2026Updated 8 months ago
- ☆18Jul 26, 2026Updated 3 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆53Jul 22, 2026Updated 3 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆41Jun 17, 2025Updated last year
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆63May 21, 2025Updated last year
- ☆298Jul 8, 2024Updated 2 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆241Jun 8, 2026Updated 4 months ago
- Fast Floating Point Operators for High Level Synthesis☆26Feb 23, 2023Updated 3 years ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆153Jul 23, 2025Updated last year
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago