IPRC-DIP / CodeV
☆22Updated 7 months ago
Alternatives and similar repositories for CodeV:
Users that are interested in CodeV are comparing it to the libraries listed below
- ☆40Updated 5 months ago
- An open-source benchmark for generating design RTL with natural language☆97Updated 4 months ago
- ☆51Updated 5 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆21Updated 8 months ago
- ☆26Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆44Updated 6 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆37Updated 3 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆12Updated 7 months ago
- This is a repo to store circuit design datasets☆15Updated last year
- LLM4HWDesign Starting Toolkit☆17Updated 5 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆177Updated last month
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆20Updated 8 months ago
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- ☆28Updated 10 months ago
- ☆16Updated 3 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆13Updated 9 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆24Updated 10 months ago
- ☆139Updated 5 months ago
- ☆175Updated 8 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆28Updated last week
- LLM Evaluation Benchmark on Hardware Formal Verification☆12Updated 9 months ago
- ☆25Updated 11 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 7 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆36Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆26Updated 5 months ago
- ☆11Updated 8 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆18Updated 5 months ago
- Fix syntax errors of LLM-generated RTL☆26Updated 10 months ago