IPRC-DIP / CodeV

Related projects ⓘ

Alternatives and complementary repositories for CodeV

• GATECH-EIC / mg-verilog
  ☆30Updated last month
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆127Updated last month
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆16Updated last month
• shailja-thakur / VGen
  ☆117Updated 3 weeks ago
• DerrickYLJ / TidalDecode
  TidalDecode: A Fast and Accurate LLM Decoding with Position Persistent Sparse Attention
  ☆21Updated last month
• wuhy68 / ChatEDAv1
  ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
  ☆16Updated 4 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆127Updated 4 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆176Updated 2 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆68Updated this week
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆21Updated 2 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆20Updated 6 months ago
• UCLA-VAST / AutoDSE
  ACM TODAES Best Paper Award, 2022
  ☆24Updated last year
• mit-han-lab / spatten
  [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning
  ☆75Updated 2 months ago
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆37Updated last year
• AutoBench / AutoBench
  ☆14Updated 3 weeks ago
• cornell-zhang / llm-datatypes
  Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs
  ☆24Updated 4 months ago
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆15Updated 9 months ago
• Yu-Maryland / Differentiable_Scheduler_ICML24
  Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.
  ☆17Updated last week
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆35Updated last month
• machilusZ / FastGen
  This repo contains the source code for: Model Tells You What to Discard: Adaptive KV Cache Compression for LLMs
  ☆32Updated 2 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆44Updated last month
• awai54st / Logic-Shrinkage
  ☆20Updated 2 years ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆9Updated 2 months ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆12Updated 2 years ago
• yuzeng2333 / autoGenILA
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆12Updated last year
• MIRALab-USTC / ChiPBench
  ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
  ☆18Updated last month
• VITA-Group / Q-Hitter
  ☆9Updated 5 months ago
• pku-liang / ArkVale
  ArkVale: Efficient Generative LLM Inference with Recallable Key-Value Eviction (NIPS'24)
  ☆16Updated 2 weeks ago
• iwls2020-lsml-contest / iwls2020-lsml-contest
  ☆20Updated last year
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆20Updated 4 months ago