intel / rapid-design-methods-for-developing-hardware-acceleratorsLinks
☆88Updated 2 years ago
Alternatives and similar repositories for rapid-design-methods-for-developing-hardware-accelerators
Users that are interested in rapid-design-methods-for-developing-hardware-accelerators are comparing it to the libraries listed below
Sorting:
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 6 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel components for FPGA projects☆126Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Next generation CGRA generator☆113Updated 3 weeks ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- ☆81Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Public release☆57Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- ☆87Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆20Updated 5 years ago
- ☆66Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago