rameloni / tywaves-chiselLinks
A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code to values dumped by simulators is now possible thanks to Tywaves!
☆56Updated last year
Alternatives and similar repositories for tywaves-chisel
Users that are interested in tywaves-chisel are comparing it to the libraries listed below
Sorting:
- high-performance RTL simulator☆186Updated last year
- A dynamic verification library for Chisel.☆160Updated last year
- ☆41Updated 2 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Updated 2 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆123Updated 3 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆109Updated 4 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Updated last month
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆161Updated this week
- ☆23Updated 2 months ago
- The specification for the FIRRTL language☆62Updated this week
- Equivalence checking with Yosys☆57Updated this week
- Chisel components for FPGA projects☆128Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆226Updated 3 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Open source high performance IEEE-754 floating unit☆89Updated last year
- RISC-V Formal Verification Framework☆178Updated 3 weeks ago
- chipyard in mill :P☆77Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆267Updated last week
- A tool for synthesizing Verilog programs☆109Updated 5 months ago
- Advanced Architecture Labs with CVA6☆76Updated 2 years ago
- Chisel Learning Journey☆111Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆255Updated 4 months ago
- Chisel RISC-V Vector 1.0 Implementation☆131Updated 4 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119Updated 8 months ago