rameloni / tywaves-chiselLinks
A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code to values dumped by simulators is now possible thanks to Tywaves!
☆50Updated last year
Alternatives and similar repositories for tywaves-chisel
Users that are interested in tywaves-chisel are comparing it to the libraries listed below
Sorting:
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- high-performance RTL simulator☆180Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ☆41Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆18Updated 8 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Chisel components for FPGA projects☆127Updated 2 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- ☆99Updated 2 years ago
- Python wrapper for verilator model☆91Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆141Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- chipyard in mill :P☆77Updated last year
- A prototype GUI for chisel-development☆51Updated 5 years ago