rameloni / tywaves-chisel
A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code to values dumped by simulators is now possible thanks to Tywaves!
☆30Updated 2 months ago
Alternatives and similar repositories for tywaves-chisel:
Users that are interested in tywaves-chisel are comparing it to the libraries listed below
- ☆18Updated 6 months ago
- ☆17Updated 3 months ago
- ☆37Updated 11 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆82Updated 9 months ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆73Updated 9 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆62Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- A dynamic verification library for Chisel.☆143Updated 2 months ago
- ☆32Updated 3 months ago
- ☆27Updated last month
- Chisel Cheatsheet☆32Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 4 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- ☆81Updated last year
- Pure digital components of a UCIe controller☆50Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 9 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆25Updated this week
- ☆23Updated 3 years ago
- Chisel implementation of AES☆23Updated 4 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- high-performance RTL simulator☆149Updated 6 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Updated last month
- A prototype GUI for chisel-development☆52Updated 4 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆18Updated 2 years ago
- (System)Verilog to Chisel translator☆109Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago