A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code to values dumped by simulators is now possible thanks to Tywaves!
☆58Oct 27, 2024Updated last year
Alternatives and similar repositories for tywaves-chisel
Users that are interested in tywaves-chisel are comparing it to the libraries listed below
Sorting:
- ☆20Mar 3, 2026Updated 2 weeks ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- ☆25Dec 4, 2025Updated 3 months ago
- A command-line tool for displaying vcd waveforms.☆68Feb 19, 2024Updated 2 years ago
- ☆19Feb 12, 2026Updated last month
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- ☆44Dec 5, 2025Updated 3 months ago
- ☆12May 20, 2021Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 6 months ago
- ☆21Mar 18, 2022Updated 4 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Dec 14, 2025Updated 3 months ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- ☆43Mar 31, 2025Updated 11 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- A template project for beginning new Chisel work☆694Feb 24, 2026Updated 3 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆112Mar 13, 2026Updated last week
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 3 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- Iron: selectively turn RISC-V binaries into hardware☆23Jun 8, 2023Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆120Nov 10, 2025Updated 4 months ago
- WAL enables programmable waveform analysis.☆166Nov 10, 2025Updated 4 months ago
- ☆19Jul 12, 2024Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Mar 5, 2026Updated 2 weeks ago