rameloni / tywaves-chisel

Related projects ⓘ

Alternatives and complementary repositories for tywaves-chisel

• chipsalliance / diplomacy
  ☆16Updated 4 months ago
• tdb-alcorn / chisel-formal
  ☆23Updated 3 years ago
• chipsalliance / espresso
  ☆36Updated 9 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆79Updated 7 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆140Updated 5 months ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆142Updated last week
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆54Updated this week
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated 2 weeks ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆31Updated 2 weeks ago
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆43Updated this week
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆106Updated 2 years ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆49Updated 10 months ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆31Updated last year
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆73Updated 7 months ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆47Updated 2 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆28Updated 3 weeks ago
• sequencer / arithmetic
  ☆31Updated last month
• j-marjanovic / chisel-bfm-tester
  BFM Tester for Chisel HDL
  ☆14Updated 2 years ago
• TsaiAnson / verif
  ☆11Updated 3 years ago
• chipsalliance / uvm-verilator
  ☆75Updated last year
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆106Updated 3 years ago
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆37Updated last year
• maltanar / axi-in-chisel
  Examples for creating AXI-interfaced peripherals in Chisel
  ☆71Updated 9 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆46Updated this week
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆108Updated this week
• ucb-art / fft
  ☆20Updated 4 years ago
• chipsalliance / playground
  chipyard in mill :P
  ☆75Updated last year