A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code to values dumped by simulators is now possible thanks to Tywaves!
☆57Oct 27, 2024Updated last year
Alternatives and similar repositories for tywaves-chisel
Users that are interested in tywaves-chisel are comparing it to the libraries listed below
Sorting:
- ☆20Updated this week
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- ☆24Dec 4, 2025Updated 2 months ago
- ☆12May 20, 2021Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated 3 weeks ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- ☆42Dec 5, 2025Updated 2 months ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- ☆19Jul 12, 2024Updated last year
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- ☆43Mar 31, 2025Updated 11 months ago
- A command-line tool for displaying vcd waveforms.☆67Feb 19, 2024Updated 2 years ago
- The specification for the FIRRTL language☆62Updated this week
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- Modern GTKWave alternative☆36Feb 8, 2026Updated 3 weeks ago
- ☆21Mar 18, 2022Updated 3 years ago
- ☆19Feb 12, 2026Updated 2 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Updated this week
- A template project for beginning new Chisel work☆691Jan 29, 2026Updated last month
- ☆22Updated this week
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Dec 14, 2025Updated 2 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- ☆12Sep 18, 2024Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆120Nov 10, 2025Updated 3 months ago