rameloni / tywaves-chisel

Related projects ⓘ

Alternatives and complementary repositories for tywaves-chisel

• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆79Updated 7 months ago
• chipsalliance / espresso
  ☆36Updated 9 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆139Updated 4 months ago
• tdb-alcorn / chisel-formal
  ☆23Updated 3 years ago
• chipsalliance / diplomacy
  ☆16Updated 4 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆30Updated this week
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆140Updated this week
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆92Updated 7 months ago
• sequencer / arithmetic
  ☆31Updated last month
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆105Updated 2 years ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆41Updated last week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated last month
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated this week
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆23Updated last year
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆50Updated this week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆51Updated 3 weeks ago
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆106Updated 3 years ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆47Updated 2 years ago
• TsaiAnson / verif
  ☆11Updated 3 years ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• chipsalliance / uvm-verilator
  ☆73Updated last year
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆40Updated this week
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆48Updated 9 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆108Updated 3 weeks ago
• chipsalliance / playground
  chipyard in mill :P
  ☆75Updated 11 months ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆27Updated 2 weeks ago
• maltanar / axi-in-chisel
  Examples for creating AXI-interfaced peripherals in Chisel
  ☆71Updated 8 years ago