rahulk29 / sram22

Related projects: ⓘ

• RIOSMPW / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆38Updated 4 months ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆38Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 2 months ago
• efabless / sky130_sram_macros_old
  ☆35Updated 2 years ago
• pulp-platform / svase
  ☆28Updated 2 weeks ago
• RIOSMPW / OpenXRAM
  sram/rram/mram.. compiler
  ☆26Updated last year
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆44Updated 4 years ago
• whatmough / CHIPKIT
  CHIPKIT: An agile, reusable open-source framework for rapid test chip development
  ☆38Updated 4 years ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆30Updated last year
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆28Updated this week
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆23Updated 4 months ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆21Updated this week
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated 7 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆66Updated 4 months ago
• The-OpenROAD-Project / asap5
  ☆18Updated last year
• ReuelReuben / vsdSRAM
  SRAM
  ☆19Updated 4 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 7 months ago
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• aolofsson / POSH
  ☆37Updated 4 years ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆31Updated last year
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆42Updated last year
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆44Updated 2 years ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆72Updated 5 months ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆76Updated 7 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆29Updated this week
• StanfordAHA / CGRAGenerator
  ☆19Updated this week
• chipsalliance / f4pga-sdf-timing
  Python library for working Standard Delay Format (SDF) Timing Annotation files.
  ☆28Updated 2 months ago
• esa-tu-darmstadt / SCAIE-V
  An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
  ☆11Updated 6 months ago
• anycore / anycore-riscv-src
  The RTL source for AnyCore RISC-V
  ☆29Updated 2 years ago
• openhwgroup / cv-hpdcache
  RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
  ☆48Updated last month