rahulk29 / sram22Links
A configurable SRAM generator
☆57Updated 3 months ago
Alternatives and similar repositories for sram22
Users that are interested in sram22 are comparing it to the libraries listed below
Sorting:
- Open source process design kit for 28nm open process☆67Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆137Updated last week
- An automatic clock gating utility☆51Updated 7 months ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- sram/rram/mram.. compiler☆43Updated 2 years ago
- ☆33Updated 10 months ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- ☆38Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Characterizer☆30Updated 2 weeks ago
- SRAM☆22Updated 5 years ago
- ☆58Updated 8 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 months ago
- Library of open source Process Design Kits (PDKs)☆61Updated last week
- ☆20Updated last year
- ☆44Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- KLayout technology files for ASAP7 FinFET educational process☆23Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆13Updated last week
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆20Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago