A configurable SRAM generator
☆58Mar 4, 2026Updated 3 weeks ago
Alternatives and similar repositories for sram22
Users that are interested in sram22 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SKY130 SRAM macros generated by SRAM 22☆19Aug 19, 2025Updated 7 months ago
- ☆16Jan 25, 2026Updated 2 months ago
- 21st century electronic design automation tools, written in Rust.☆36Mar 17, 2026Updated last week
- ☆12Dec 22, 2020Updated 5 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Updated this week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- ☆33Jan 7, 2025Updated last year
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 5 months ago
- ☆14Jun 12, 2024Updated last year
- ☆38Jul 11, 2022Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 4 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 3 months ago
- SRAM Design using OpenSource Applications☆24Jul 16, 2021Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- ☆14Aug 27, 2020Updated 5 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Jul 22, 2021Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Analyze experimental data with Programming by Navigation☆17Mar 8, 2026Updated 2 weeks ago
- ☆123May 11, 2023Updated 2 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆39Nov 14, 2024Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 6 months ago
- ☆12Jan 25, 2023Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆16Mar 3, 2026Updated 3 weeks ago
- ☆15Dec 9, 2025Updated 3 months ago
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 2 years ago