rahulk29 / sram22Links
A configurable SRAM generator
☆54Updated 3 weeks ago
Alternatives and similar repositories for sram22
Users that are interested in sram22 are comparing it to the libraries listed below
Sorting:
- Open source process design kit for 28nm open process☆61Updated last year
- ☆32Updated 8 months ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆52Updated 5 months ago
- An automatic clock gating utility☆50Updated 4 months ago
- Library of open source Process Design Kits (PDKs)☆51Updated this week
- ☆38Updated 3 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated 3 weeks ago
- sram/rram/mram.. compiler☆40Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- ☆19Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- SRAM☆23Updated 5 years ago
- Characterizer☆30Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- Python library for operations with VCD and other digital wave files☆52Updated 3 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- ☆44Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated last month
- Open Source PHY v2☆30Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year