wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
☆126May 21, 2026Updated this week
Alternatives and similar repositories for wellen
Users that are interested in wellen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Native Rust implementation of the FST waveform format from GTKWave.☆14Apr 13, 2026Updated last month
- ☆15Dec 9, 2025Updated 5 months ago
- work in progress, playing around with btor2 in rust☆12May 13, 2026Updated 2 weeks ago
- Parse FSDB waveform files☆22Apr 13, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆37May 7, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RTLMeter benchmark suite☆31May 12, 2026Updated 2 weeks ago
- Waveform Viewer Extension for VScode☆339Updated this week
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆18Oct 22, 2025Updated 7 months ago
- ☆20Mar 3, 2026Updated 2 months ago
- ☆15Jan 25, 2026Updated 4 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- WAL enables programmable waveform analysis.☆178Nov 10, 2025Updated 6 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Sep 17, 2025Updated 8 months ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A TUI signal waveform viewer.☆24Mar 27, 2025Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆59Oct 27, 2024Updated last year
- ☆44May 7, 2026Updated 2 weeks ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 months ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 3 weeks ago
- A SystemVerilog Language Server☆199Nov 30, 2025Updated 5 months ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Fearless hardware design☆203Aug 20, 2025Updated 9 months ago
- SystemVerilog compiler and language services☆1,049Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 10 months ago
- Modern GTKWave alternative☆46Mar 18, 2026Updated 2 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆50Dec 30, 2024Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 6 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 8 months ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year