wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
☆124Apr 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for wellen
Users that are interested in wellen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Native Rust implementation of the FST waveform format from GTKWave.☆14Apr 13, 2026Updated 3 weeks ago
- ☆15Dec 9, 2025Updated 4 months ago
- work in progress, playing around with btor2 in rust☆12Apr 9, 2026Updated 3 weeks ago
- Parse FSDB waveform files☆22Apr 13, 2026Updated 3 weeks ago
- 21st century electronic design automation tools, written in Rust.☆36Apr 26, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RTLMeter benchmark suite☆31Updated this week
- Waveform Viewer Extension for VScode☆334Updated this week
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆18Oct 22, 2025Updated 6 months ago
- ☆20Mar 3, 2026Updated 2 months ago
- ☆15Jan 25, 2026Updated 3 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- WAL enables programmable waveform analysis.☆177Nov 10, 2025Updated 5 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 7 months ago
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A TUI signal waveform viewer.☆23Mar 27, 2025Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆101Apr 28, 2026Updated last week
- ☆13Feb 13, 2021Updated 5 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- ☆43Apr 9, 2026Updated 3 weeks ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated last year
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Apr 28, 2026Updated last week
- Fearless hardware design☆201Aug 20, 2025Updated 8 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- SystemVerilog compiler and language services☆1,027Updated this week
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 9 months ago
- Modern GTKWave alternative☆43Mar 18, 2026Updated last month
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆50Dec 30, 2024Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 5 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 7 months ago
- Integrated Circuit Layout☆61Feb 25, 2025Updated last year
- Communication framework for RTL simulation and emulation.☆311Apr 28, 2026Updated last week