Alternatives and similar repositories for wellen

Users that are interested in wellen are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated 3 weeks ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆47Updated 7 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated 3 weeks ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated last month
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 3 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆59Updated 9 months ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆52Updated last month
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated 10 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆314Updated last week
• ucsc-vama / essent
  high-performance RTL simulator
  ☆168Updated last year
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆115Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆59Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆143Updated this week
• rdaly525 / coreir
  ☆103Updated 3 years ago
• abs-tudelft / Tydi-Chisel
  ☆17Updated 4 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆86Updated 2 weeks ago
• antmicro / sv-bugpoint
  ☆26Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆204Updated 4 months ago
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆54Updated 5 months ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆64Updated 8 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆115Updated 3 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated 3 weeks ago
• pulp-platform / cheshire-ihp130-o
  ☆47Updated 4 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year