wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
☆143Aug 23, 2026Updated last week
Alternatives and similar repositories for wellen
Users that are interested in wellen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Native Rust implementation of the FST waveform format from GTKWave.☆15Aug 24, 2026Updated last week
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- ☆15Dec 9, 2025Updated 8 months ago
- Waveform Viewer Extension for VScode☆355Aug 14, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Debug waveforms with GDB☆33Nov 12, 2025Updated 9 months ago
- Parse FSDB waveform files☆23Apr 13, 2026Updated 4 months ago
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆18Oct 22, 2025Updated 10 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 7 months ago
- RTLMeter benchmark suite☆32Aug 28, 2026Updated last week
- MCP server to read waveform files☆47Aug 1, 2026Updated last month
- Rust bindings for CIRCT☆18Apr 20, 2024Updated 2 years ago
- A SystemVerilog language server based on the Slang library.☆310Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆62Oct 27, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆20Mar 3, 2026Updated 6 months ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆28Feb 24, 2026Updated 6 months ago
- Modern GTKWave alternative☆52May 30, 2026Updated 3 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆119Aug 25, 2026Updated last week
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- High level synthesis language for hardware design☆106Updated this week
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- ☆18Mar 11, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Heterogeneous GPU Platform for AI and Neural Graphics☆67Aug 13, 2026Updated 3 weeks ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated 11 months ago
- SystemVerilog compiler and language services☆1,128Updated this week
- WAL enables programmable waveform analysis.☆183Aug 16, 2026Updated 2 weeks ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 5 months ago
- A SystemVerilog Language Server☆209Nov 30, 2025Updated 9 months ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆73Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- high-performance RTL simulator☆195Aug 4, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆16Jan 25, 2026Updated 7 months ago
- ☆34Aug 5, 2026Updated last month
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 11 months ago
- A TUI signal waveform viewer.☆26Mar 27, 2025Updated last year