Alternatives and similar repositories for wellen

Users that are interested in wellen are comparing it to the libraries listed below

• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 9 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated last month
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang parser and library.
  ☆36Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated 3 months ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆65Updated last month
• antmicro / sv-bugpoint
  ☆30Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated 11 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆157Updated 3 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆54Updated 7 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆63Updated this week
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• ucsc-vama / essent
  high-performance RTL simulator
  ☆178Updated last year
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆118Updated 2 years ago
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆118Updated last week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 5 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆84Updated 9 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated last year
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆66Updated 10 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 11 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆323Updated 3 weeks ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆179Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆150Updated this week
• chipsalliance / espresso
  ☆40Updated 3 months ago