Alternatives and similar repositories for wellen

Users that are interested in wellen are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆33Updated this week
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆45Updated 4 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆24Updated 3 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆101Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆265Updated 6 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• antmicro / sv-bugpoint
  ☆34Updated 2 weeks ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated 2 months ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆82Updated 2 weeks ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆49Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 8 months ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆55Updated last year
• chipsalliance / fpga-interchange-schema
  ☆59Updated 3 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆93Updated last month
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆57Updated 10 months ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆94Updated 3 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆129Updated last week
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆186Updated last week
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆184Updated last year
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆195Updated this week
• abs-tudelft / Tydi-Chisel
  ☆20Updated 3 months ago
• fredrequin / verilator_xilinx
  Re-coded Xilinx primitives for Verilator use
  ☆51Updated 6 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated this week