Alternatives and similar repositories for wellen

Users that are interested in wellen are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated this week
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 8 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆43Updated 3 weeks ago
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated 2 months ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆62Updated 3 weeks ago
• antmicro / sv-bugpoint
  ☆29Updated last month
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated 11 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated 3 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated 10 months ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆87Updated 2 weeks ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆63Updated last week
• ucsc-vama / essent
  high-performance RTL simulator
  ☆175Updated last year
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆113Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆147Updated last week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆50Updated 4 months ago
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆54Updated 6 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆319Updated last month
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆40Updated last week
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 11 months ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆65Updated 10 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• rdaly525 / coreir
  ☆103Updated 3 years ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆118Updated last year
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆86Updated last week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆108Updated last week