Alternatives and similar repositories for wellen

Users that are interested in wellen are comparing it to the libraries listed below

• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆35Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆44Updated 5 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆24Updated 3 years ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆113Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆265Updated 7 months ago
• antmicro / sv-bugpoint
  ☆35Updated last week
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆83Updated last month
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆52Updated 9 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated 2 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆132Updated last week
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆120Updated 2 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated 3 weeks ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆343Updated this week
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆94Updated 2 months ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆200Updated last week
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆226Updated 10 months ago
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆57Updated 11 months ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆55Updated last year
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆105Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆194Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆177Updated 2 weeks ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• pulp-platform / cheshire-ihp130-o
  ☆58Updated 10 months ago