ekiwi / wellenView external linksLinks
wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
☆106Feb 7, 2026Updated last week
Alternatives and similar repositories for wellen
Users that are interested in wellen are comparing it to the libraries listed below
Sorting:
- Native Rust implementation of the FST waveform format from GTKWave.☆13Jan 20, 2026Updated 3 weeks ago
- ☆15Dec 9, 2025Updated 2 months ago
- Waveform Viewer Extension for VScode☆314Updated this week
- Parse FSDB waveform files☆21Nov 4, 2025Updated 3 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 4 months ago
- 21st century electronic design automation tools, written in Rust.☆35Updated this week
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆86Feb 5, 2026Updated last week
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆17Oct 22, 2025Updated 3 months ago
- ☆20Sep 24, 2025Updated 4 months ago
- work in progress, playing around with btor2 in rust☆12Feb 6, 2026Updated last week
- RTLMeter benchmark suite☆29Jan 25, 2026Updated 2 weeks ago
- A TUI signal waveform viewer.☆22Mar 27, 2025Updated 10 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- A SystemVerilog language server based on the Slang library.☆121Updated this week
- An automatic clock gating utility☆52Apr 15, 2025Updated 9 months ago
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- ☆16Jan 25, 2026Updated 3 weeks ago
- ☆13Feb 13, 2021Updated 5 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆49Dec 30, 2024Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Integrated Circuit Layout☆57Feb 25, 2025Updated 11 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 weeks ago
- ☆35Jan 23, 2026Updated 3 weeks ago
- A Hardware Pipeline Description Language☆49Jul 12, 2025Updated 7 months ago
- End-to-end synthesis and P&R toolchain☆94Dec 2, 2025Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated 2 weeks ago
- A SystemVerilog Language Server☆193Nov 30, 2025Updated 2 months ago
- Communication framework for RTL simulation and emulation.☆308Feb 4, 2026Updated last week
- SystemVerilog compiler and language services☆948Updated this week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆45Feb 3, 2026Updated last week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆57Oct 27, 2024Updated last year