wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
☆112Mar 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for wellen
Users that are interested in wellen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Native Rust implementation of the FST waveform format from GTKWave.☆13Mar 12, 2026Updated 2 weeks ago
- ☆15Dec 9, 2025Updated 3 months ago
- work in progress, playing around with btor2 in rust☆12Feb 24, 2026Updated last month
- Parse FSDB waveform files☆22Nov 4, 2025Updated 4 months ago
- 21st century electronic design automation tools, written in Rust.☆36Mar 17, 2026Updated last week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- RTLMeter benchmark suite☆29Mar 15, 2026Updated last week
- Waveform Viewer Extension for VScode☆322Mar 12, 2026Updated 2 weeks ago
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆18Oct 22, 2025Updated 5 months ago
- ☆20Mar 3, 2026Updated 3 weeks ago
- ☆16Jan 25, 2026Updated 2 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- WAL enables programmable waveform analysis.☆166Nov 10, 2025Updated 4 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 6 months ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Mar 5, 2026Updated 3 weeks ago
- A TUI signal waveform viewer.☆23Mar 27, 2025Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- ☆38Mar 17, 2026Updated last week
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 weeks ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 5 months ago
- Fearless hardware design☆198Aug 20, 2025Updated 7 months ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Modern GTKWave alternative☆38Mar 18, 2026Updated last week
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 8 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆50Dec 30, 2024Updated last year
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 6 months ago
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- Communication framework for RTL simulation and emulation.☆309Mar 10, 2026Updated 2 weeks ago
- ☆28Mar 31, 2025Updated 11 months ago
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year