wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
☆148Oct 25, 2026Updated last week
Alternatives and similar repositories for wellen
Users that are interested in wellen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Native Rust implementation of the FST waveform format from GTKWave.☆15Oct 13, 2026Updated 3 weeks ago
- New implementation of protocols☆15Updated this week
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 3 weeks ago
- Waveform Viewer Extension for VScode☆364Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Sep 30, 2026Updated last month
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- Parse FSDB waveform files☆24Apr 13, 2026Updated 6 months ago
- RTLMeter benchmark suite☆34Updated this week
- Tools for manipulating Fast Signal Trace (FST) format waveforms.☆19Oct 11, 2026Updated 3 weeks ago
- High level synthesis language for hardware design☆107Updated this week
- MCP server to read waveform files☆49Oct 27, 2026Updated last week
- Unofficial specification for GtkWave's FST digital waveform file format.☆11Jan 23, 2026Updated 9 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆51Dec 30, 2024Updated last year
- ☆14May 7, 2026Updated 5 months ago
- Ride the Wellen! 🌊☆17Aug 27, 2026Updated 2 months ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆31Feb 24, 2026Updated 8 months ago
- A SystemVerilog language server based on the Slang library.☆350Updated this week
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,175Updated this week
- Modern GTKWave alternative☆54May 30, 2026Updated 5 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆131Oct 3, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- WAL enables programmable waveform analysis.☆189Sep 22, 2026Updated last month
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆126Updated this week
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- ☆16Jan 25, 2026Updated 9 months ago
- ☆21Mar 3, 2026Updated 8 months ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 3 months ago
- ☆18Mar 11, 2026Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆64Oct 27, 2024Updated 2 years ago
- work in progress, playing around with btor2 in rust☆16Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆307Sep 30, 2025Updated last year
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year