shioya-lab-public / surgefuzzLinks
SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
☆22Updated last year
Alternatives and similar repositories for surgefuzz
Users that are interested in surgefuzz are comparing it to the libraries listed below
Sorting:
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆46Updated 7 months ago
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 3 weeks ago
- ☆100Updated last year
- The SoC used for the beta phase of Hack@DAC 2018.☆18Updated 5 years ago
- ☆16Updated 4 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆23Updated 9 months ago
- ☆26Updated 8 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆137Updated last year
- ☆87Updated 2 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated 3 months ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 3 years ago
- ☆25Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Updated 5 years ago
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆19Updated 6 years ago
- Hardware Formal Verification Tool☆75Updated last week
- ☆12Updated 7 months ago
- Fuzz everything! Now let's fuzz chip!☆25Updated last week
- Fuzzing for SpinalHDL☆17Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Updated 5 months ago
- ☆18Updated 5 months ago
- ☆71Updated 2 weeks ago
- SMT Attack☆21Updated 4 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated last week
- ☆20Updated last year
- Simple passes for CFG and DFG analysis☆45Updated 6 years ago