shioya-lab-public / surgefuzz
SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
☆16Updated last year
Related projects ⓘ
Alternatives and complementary repositories for surgefuzz
- ☆14Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆16Updated last year
- Code repository for Coppelia tool☆20Updated 4 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆23Updated 10 months ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆29Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆98Updated 2 years ago
- Fuzzing for SpinalHDL☆14Updated 2 years ago
- ☆74Updated 5 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆25Updated 4 years ago
- ☆78Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆54Updated 3 months ago
- ☆16Updated 5 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- RTLCheck☆17Updated 6 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆53Updated last month
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆16Updated last year
- SMT Attack☆19Updated 3 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆111Updated 2 months ago
- BTOR2 MLIR project☆16Updated 10 months ago
- ☆11Updated 5 months ago
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆16Updated last month
- Testing processors with Random Instruction Generation☆29Updated last month
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆16Updated 5 years ago
- ☆19Updated last year
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆56Updated 3 months ago
- CHERI-RISC-V model written in Sail☆55Updated last week
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆13Updated 4 months ago