shioya-lab-public / surgefuzzLinks
SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
☆19Updated 5 months ago
Alternatives and similar repositories for surgefuzz
Users that are interested in surgefuzz are comparing it to the libraries listed below
Sorting:
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- ☆16Updated 3 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 3 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆67Updated 2 months ago
- ☆13Updated last month
- rfuzz: coverage-directed fuzzing for RTL research platform☆105Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆29Updated last month
- Code repository for Coppelia tool☆23Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 2 months ago
- ☆12Updated 11 months ago
- ☆18Updated 2 years ago
- ☆12Updated 9 months ago
- ☆25Updated 2 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆56Updated last week
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 3 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- BTOR2 MLIR project☆25Updated last year
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆18Updated 6 years ago
- ☆85Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated this week
- ☆19Updated 10 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆129Updated 9 months ago
- work in progress, playing around with btor2 in rust☆11Updated last week