shioya-lab-public / surgefuzz
SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
☆19Updated 3 months ago
Alternatives and similar repositories for surgefuzz:
Users that are interested in surgefuzz are comparing it to the libraries listed below
- Project Repo for the Simulator Independent Coverage Research☆18Updated 2 years ago
- ☆15Updated 3 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆14Updated 3 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆18Updated last month
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- ☆23Updated 2 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆25Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆22Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆103Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆60Updated 7 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ☆80Updated 9 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- BTOR2 MLIR project☆25Updated last year
- ☆80Updated 2 years ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆14Updated last year
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆123Updated 6 months ago
- ☆17Updated 9 months ago
- Testing processors with Random Instruction Generation☆35Updated this week
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆17Updated 6 years ago
- ☆11Updated 9 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 4 months ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆41Updated last week
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆12Updated this week