shioya-lab-public / surgefuzz
SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
☆15Updated last year
Related projects ⓘ
Alternatives and complementary repositories for surgefuzz
- Project Repo for the Simulator Independent Coverage Research☆16Updated last year
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆98Updated 2 years ago
- Fuzzing for SpinalHDL☆14Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆23Updated 10 months ago
- ☆77Updated last year
- Code repository for Coppelia tool☆20Updated 4 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆55Updated 3 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆85Updated last week
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆54Updated 3 months ago
- A port of the RIPE suite to RISC-V.☆28Updated 6 years ago
- HW interface for memory caches☆26Updated 4 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- RISC-V Security Model☆29Updated 2 months ago
- ☆74Updated 5 months ago
- Pre-Silicon Hardware Fuzzing Toolkit☆48Updated 3 weeks ago
- BTOR2 MLIR project☆16Updated 9 months ago
- Testing processors with Random Instruction Generation☆29Updated last month
- All the tools you need to reproduce the CellIFT paper experiments☆16Updated last month
- ☆11Updated 5 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆29Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆25Updated 4 years ago
- Symbolic execution tool for Sail ISA specifications☆62Updated last month
- ☆18Updated last year
- CHERI-RISC-V model written in Sail☆55Updated last month
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- ☆17Updated 2 years ago
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆11Updated last year
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆16Updated 4 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆54Updated 2 years ago