shioya-lab-public / surgefuzzLinks
SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
☆20Updated 10 months ago
Alternatives and similar repositories for surgefuzz
Users that are interested in surgefuzz are comparing it to the libraries listed below
Sorting:
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆45Updated 5 months ago
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- ☆95Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆111Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆71Updated 6 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆22Updated 7 months ago
- ☆16Updated 4 years ago
- ☆87Updated 2 years ago
- ☆25Updated 2 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆135Updated last year
- ☆11Updated 5 months ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated last month
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- Fuzz everything! Now let's fuzz chip!☆24Updated 2 weeks ago
- ☆23Updated 6 months ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 5 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆34Updated 3 years ago
- Hardware Formal Verification Tool☆67Updated last month
- A tool for detecting Spectre vulnerabilities through fuzzing☆43Updated 4 years ago
- Simple passes for CFG and DFG analysis☆44Updated 6 years ago
- ☆18Updated 3 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last week
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆18Updated 6 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆21Updated 3 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated this week
- CoreIR Symbolic Analyzer☆74Updated 4 years ago