shioya-lab-public / surgefuzzLinks
SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)
☆22Updated last year
Alternatives and similar repositories for surgefuzz
Users that are interested in surgefuzz are comparing it to the libraries listed below
Sorting:
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆47Updated 8 months ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18Updated 5 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- ☆100Updated last year
- ☆17Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆74Updated last month
- ☆25Updated 2 years ago
- ☆26Updated 8 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆23Updated 10 months ago
- ☆87Updated 2 years ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆137Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Updated 6 months ago
- Pre-Silicon Hardware Fuzzing Toolkit☆60Updated 4 months ago
- Fuzz everything! Now let's fuzz chip!☆27Updated 3 weeks ago
- Fuzzing for SpinalHDL☆17Updated 3 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- Hardware Formal Verification Tool☆76Updated this week
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Updated 5 years ago
- Simple passes for CFG and DFG analysis☆44Updated 6 years ago
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆19Updated 7 years ago
- ☆18Updated 6 months ago
- ☆12Updated 8 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆68Updated 6 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 3 months ago
- ☆20Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆99Updated this week