easysoc / easysoc-diagrammerLinks
Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Firrtl circuits.
☆11Updated 3 years ago
Alternatives and similar repositories for easysoc-diagrammer
Users that are interested in easysoc-diagrammer are comparing it to the libraries listed below
Sorting:
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- Chisel Things for OFDM☆32Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- Firrtl Syntax highlighting, Code folding and Navigate to corresponding Chisel code☆9Updated 3 years ago
- CMake based hardware build system☆25Updated this week
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- Advanced Debug Interface☆15Updated 4 months ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- Platform Level Interrupt Controller☆40Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- A vector processor implemented in Chisel☆21Updated 10 years ago
- ☆20Updated 5 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- SystemVerilog FSM generator☆32Updated last year
- Modular Multi-ported SRAM-based Memory☆29Updated 6 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- An implementation of RISC-V☆33Updated last week
- ☆44Updated 5 years ago
- Open-Source Framework for Co-Emulation☆12Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- ☆33Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago